

Welcome to E-XFL.COM

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 7911 |
| Number of Logic Elements/Cells | 101261 |
| Total RAM Bits | 4939776 |
| Number of I/O | 480 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 676-BGA |
| Supplier Device Package | 676-FBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc6slx100-3fg676c |

Table 14: GTP Transceiver Current Supply (per Lane)

| Symbol | Description | Typ ⁽¹⁾ | Max | Units |
|------------------|---|--------------------------|--------|----------|
| $I_{MGTAVCC}$ | GTP transceiver internal analog supply current | 40.4 | Note 2 | mA |
| $I_{MGTAVTTX}$ | GTP transmitter termination supply current | 27.4 | | mA |
| $I_{MGTAVTRX}$ | GTP receiver termination supply current | 13.6 | | mA |
| $I_{MGTAVCCPLL}$ | GTP transmitter and receiver PLL supply current | 28.7 | | mA |
| $R_{MGTRREF}$ | Precision reference resistor for internal calibration termination | $50.0 \pm 1\%$ tolerance | | Ω |

Notes:

1. Typical values are specified at nominal voltage, 25°C, with a 2.5 Gb/s line rate, with a shared PLL use mode.
2. Values for currents of other transceiver configurations and conditions can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

Table 15: GTP Transceiver Quiescent Supply Current (per Lane)⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

| Symbol | Description | Typ ⁽⁵⁾ | Max | Units |
|------------------|-------------------------------------|--------------------|--------|-------|
| $I_{MGTAVCCQ}$ | Quiescent MGTAVCC supply current | 1.7 | Note 2 | mA |
| $I_{MGTAVTTXQ}$ | Quiescent MGTAVTTX supply current | 0.1 | | mA |
| $I_{MGTAVTRXQ}$ | Quiescent MGTAVTRX supply current | 1.2 | | mA |
| $I_{MGTAVCCPLQ}$ | Quiescent MGTAVCCPLL supply current | 1.0 | | mA |

Notes:

1. Device powered and unconfigured.
2. Currents for conditions other than values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.
3. GTP transceiver quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTP transceivers.
4. Does not include power-up MGTAVTTRCAL supply current during device configuration.
5. Typical values are specified at nominal voltage, 25°C.

Table 23: GTP Transceiver Receiver Switching Characteristics

| Symbol | Description | | | Min | Typ | Max | Units | | | |
|---|---|--|----------------------|-------|-------|------|-------|-----|--|--|
| T _{RXELECIDLE} | Time for RXELECIDLE to respond to loss or restoration of data | | | — | 75 | — | ns | | | |
| R _{XOOBVDPP} | OOB detect threshold peak-to-peak | | | 60 | — | 150 | mV | | | |
| R _{XSST} | Receiver spread-spectrum tracking ⁽¹⁾ | | Modulated @ 33 KHz | | -5000 | — | 0 | ppm | | |
| R _{XRXL} | Run length (CID) | Internal AC capacitor bypassed | | | — | — | 150 | UI | | |
| R _{XPPMTOL} | Data/REFCLK PPM offset tolerance | CDR 2 nd -order loop disabled | | | -200 | — | 200 | ppm | | |
| | | CDR 2 nd -order loop enabled | PLL_RXDIVSEL_OUT = 1 | -2000 | — | 2000 | ppm | | | |
| | | | PLL_RXDIVSEL_OUT = 2 | -2000 | — | 2000 | ppm | | | |
| | | | PLL_RXDIVSEL_OUT = 4 | -1000 | — | 1000 | ppm | | | |
| SJ Jitter Tolerance⁽²⁾ | | | | | | | | | | |
| JT_SJ _{3.125} | Sinusoidal Jitter ⁽³⁾ | | 3.125 Gb/s | | 0.4 | — | — | UI | | |
| JT_SJ _{2.5} | Sinusoidal Jitter ⁽³⁾ | | 2.5 Gb/s | | 0.4 | — | — | UI | | |
| JT_SJ _{1.62} | Sinusoidal Jitter ⁽³⁾ | | 1.62 Gb/s | | 0.5 | — | — | UI | | |
| JT_SJ _{1.25} | Sinusoidal Jitter ⁽³⁾ | | 1.25 Gb/s | | 0.5 | — | — | UI | | |
| JT_SJ ₆₁₄ | Sinusoidal Jitter ⁽³⁾ | | 614 Mb/s | | 0.5 | — | — | UI | | |
| SJ Jitter Tolerance with Stressed Eye⁽²⁾⁽⁵⁾ | | | | | | | | | | |
| JT_TJSE _{3.125} | Total Jitter with stressed eye ⁽⁴⁾ | 3.125 Gb/s | | 0.65 | — | — | UI | | | |
| JT_SJSE _{3.125} | Sinusoidal Jitter with stressed eye | 3.125 Gb/s | | 0.1 | — | — | UI | | | |
| JT_TJSE _{2.7} | Total Jitter with stressed eye ⁽⁴⁾ | 2.7 Gb/s | | 0.65 | — | — | UI | | | |
| JT_SJSE _{2.7} | Sinusoidal Jitter with stressed eye | 2.7 Gb/s | | 0.1 | — | — | UI | | | |

Notes:

1. Using PLL_RXDIVSEL_OUT = 1, 2, and 4.
2. All jitter values are based on a Bit Error Ratio of $1e^{-12}$.
3. Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.
4. Composed of 0.37 UI DJ in the form of ISI and 0.18 UI RJ.
5. Measured using PRBS7 data pattern.

Endpoint Block for PCI Express Designs Switching Characteristics

The Endpoint block for PCI Express is available in the Spartan-6 LXT devices. Consult the [Spartan-6 FPGA Integrated Endpoint Block for PCI Express](#) for further information.

Table 24: Maximum Performance for PCI Express Designs

| Symbol | Description | Speed Grade | | | | Units |
|-----------------------|------------------------------|-------------|------|------|-----|-------|
| | | -3 | -3N | -2 | -1L | |
| F _{PCIEUSER} | User clock maximum frequency | 62.5 | 62.5 | 62.5 | N/A | MHz |

Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Spartan-6 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [Switching Characteristics, page 19](#).

Table 25: Interface Performances

| Description | I/O Resource | Clock Buffer | Data Width | Speed Grade | | | | Units | | |
|---|--------------------------|---------------------|-------------------|--------------------|------------------------|-----------|------------|--------------|--|--|
| | | | | -3 | -3N | -2 | -1L | | | |
| Networking Applications⁽¹⁾ | | | | | | | | | | |
| SDR LVDS transmitter or receiver | IOB SDR register | BUFG | — | 400 | 400 | 375 | 250 | Mb/s | | |
| DDR LVDS transmitter or receiver | ODDR2/IDDR2 register | 2 BUFGs | — | 800 | 800 | 750 | 500 | Mb/s | | |
| SDR LVDS transmitter | OSERDES2 | BUFPLL | 2 | 500 | 500 | 500 | 250 | Mb/s | | |
| | | | 3 | 750 | 750 | 750 | 375 | Mb/s | | |
| | | | 4-8 | 1080 | 1050 | 950 | 500 | Mb/s | | |
| DDR LVDS transmitter | OSERDES2 | 2 BUFIO2s | 2 | 500 | 500 | 500 | 250 | Mb/s | | |
| | | | 3 | 750 | 750 | 750 | 375 | Mb/s | | |
| | | | 4-8 | 1080 | 1050 | 950 | 500 | Mb/s | | |
| SDR LVDS receiver | ISERDES2 in RETIMED mode | BUFPLL | 2 | 500 | 500 | 500 | — | Mb/s | | |
| | | | 3 | 750 | 750 | 750 | — | Mb/s | | |
| | | | 4-8 | 1080 | 1050 | 950 | — | Mb/s | | |
| DDR LVDS receiver | ISERDES2 in RETIMED mode | 2 BUFIO2s | 2 | 500 | 500 | 500 | — | Mb/s | | |
| | | | 3 | 750 | 750 | 750 | — | Mb/s | | |
| | | | 4-8 | 1080 | 1050 | 950 | — | Mb/s | | |
| Memory Interfaces (Implemented using the Spartan-6 FPGA Memory Controller Block)⁽²⁾ | | | | | | | | | | |
| Standard Performance (Standard V_{CCINT}) | | | | | | | | | | |
| DDR | | | | 400 | Note 4 | 400 | 350 | Mb/s | | |
| DDR2 | | | | 667 | Note 4 | 625 | 400 | Mb/s | | |
| DDR3 | | | | 800 | Note 4 | 667 | — | Mb/s | | |
| LPDDR (Mobile_DDR) | | | | 400 | Note 4 | 400 | 350 | Mb/s | | |
| Extended Performance (Requires Extended Performance V_{CCINT})⁽³⁾ | | | | | | | | | | |
| DDR2 | | | | 800 | Note 4 | 667 | — | Mb/s | | |

Notes:

- Refer to [XAPP1064](#), *Source-Synchronous Serialization and Deserialization (up to 1050 Mb/s)* and [UG381](#), *Spartan-6 FPGA SelectIO Resources User Guide*.
- Refer to [UG388](#), *Spartan-6 FPGA Memory Controller User Guide*.
- Extended Memory Controller block performance for DDR2 can be achieved using the extended performance V_{CCINT} range from [Table 2](#).
- The LX4 device, all devices in the TQG144 and CPG196 packages, and the -3N speed grade do not support a Memory Controller Block.

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)


| I/O Standard | T _{IOPI} | | | | T _{LOOP} | | | | T _{IOTP} | | | | Units | |
|--------------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|--|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | | |
| | -3 | -3N | -2 | -1L ⁽¹⁾ | -3 | -3N | -2 | -1L ⁽¹⁾ | -3 | -3N | -2 | -1L ⁽¹⁾ | | |
| LVCMOS15, Slow, 8 mA | 0.98 | 1.10 | 1.23 | 1.79 | 2.30 | 2.44 | 2.64 | 3.25 | 2.30 | 2.44 | 2.64 | 3.25 | ns | |
| LVCMOS15, Slow, 12 mA | 0.98 | 1.10 | 1.23 | 1.79 | 2.03 | 2.17 | 2.37 | 2.99 | 2.03 | 2.17 | 2.37 | 2.99 | ns | |
| LVCMOS15, Slow, 16 mA | 0.98 | 1.10 | 1.23 | 1.79 | 2.01 | 2.15 | 2.35 | 2.97 | 2.01 | 2.15 | 2.35 | 2.97 | ns | |
| LVCMOS15, Fast, 2 mA | 0.98 | 1.10 | 1.23 | 1.79 | 3.29 | 3.43 | 3.63 | 4.24 | 3.29 | 3.43 | 3.63 | 4.24 | ns | |
| LVCMOS15, Fast, 4 mA | 0.98 | 1.10 | 1.23 | 1.79 | 2.27 | 2.41 | 2.61 | 3.22 | 2.27 | 2.41 | 2.61 | 3.22 | ns | |
| LVCMOS15, Fast, 6 mA | 0.98 | 1.10 | 1.23 | 1.79 | 1.78 | 1.92 | 2.12 | 2.74 | 1.78 | 1.92 | 2.12 | 2.74 | ns | |
| LVCMOS15, Fast, 8 mA | 0.98 | 1.10 | 1.23 | 1.79 | 1.73 | 1.87 | 2.07 | 2.69 | 1.73 | 1.87 | 2.07 | 2.69 | ns | |
| LVCMOS15, Fast, 12 mA | 0.98 | 1.10 | 1.23 | 1.79 | 1.73 | 1.87 | 2.07 | 2.64 | 1.73 | 1.87 | 2.07 | 2.64 | ns | |
| LVCMOS15, Fast, 16 mA | 0.98 | 1.10 | 1.23 | 1.79 | 1.73 | 1.87 | 2.07 | 2.64 | 1.73 | 1.87 | 2.07 | 2.64 | ns | |
| LVCMOS15_JEDEC, QUIETIO, 2 mA | 1.03 | 1.15 | 1.28 | 1.49 | 5.49 | 5.63 | 5.83 | 6.37 | 5.49 | 5.63 | 5.83 | 6.37 | ns | |
| LVCMOS15_JEDEC, QUIETIO, 4 mA | 1.03 | 1.15 | 1.28 | 1.49 | 4.61 | 4.75 | 4.95 | 5.51 | 4.61 | 4.75 | 4.95 | 5.51 | ns | |
| LVCMOS15_JEDEC, QUIETIO, 6 mA | 1.03 | 1.15 | 1.28 | 1.49 | 4.07 | 4.21 | 4.41 | 4.97 | 4.07 | 4.21 | 4.41 | 4.97 | ns | |
| LVCMOS15_JEDEC, QUIETIO, 8 mA | 1.03 | 1.15 | 1.28 | 1.49 | 3.92 | 4.06 | 4.26 | 4.81 | 3.92 | 4.06 | 4.26 | 4.81 | ns | |
| LVCMOS15_JEDEC, QUIETIO, 12 mA | 1.03 | 1.15 | 1.28 | 1.49 | 3.54 | 3.68 | 3.88 | 4.51 | 3.54 | 3.68 | 3.88 | 4.51 | ns | |
| LVCMOS15_JEDEC, QUIETIO, 16 mA | 1.03 | 1.15 | 1.28 | 1.49 | 3.33 | 3.47 | 3.67 | 4.31 | 3.33 | 3.47 | 3.67 | 4.31 | ns | |
| LVCMOS15_JEDEC, Slow, 2 mA | 1.03 | 1.15 | 1.28 | 1.49 | 4.18 | 4.32 | 4.52 | 5.13 | 4.18 | 4.32 | 4.52 | 5.13 | ns | |
| LVCMOS15_JEDEC, Slow, 4 mA | 1.03 | 1.15 | 1.28 | 1.49 | 3.42 | 3.56 | 3.76 | 4.35 | 3.42 | 3.56 | 3.76 | 4.35 | ns | |
| LVCMOS15_JEDEC, Slow, 6 mA | 1.03 | 1.15 | 1.28 | 1.49 | 2.29 | 2.43 | 2.63 | 3.25 | 2.29 | 2.43 | 2.63 | 3.25 | ns | |
| LVCMOS15_JEDEC, Slow, 8 mA | 1.03 | 1.15 | 1.28 | 1.49 | 2.30 | 2.44 | 2.64 | 3.26 | 2.30 | 2.44 | 2.64 | 3.26 | ns | |
| LVCMOS15_JEDEC, Slow, 12 mA | 1.03 | 1.15 | 1.28 | 1.49 | 2.01 | 2.15 | 2.35 | 2.97 | 2.01 | 2.15 | 2.35 | 2.97 | ns | |
| LVCMOS15_JEDEC, Slow, 16 mA | 1.03 | 1.15 | 1.28 | 1.49 | 2.01 | 2.15 | 2.35 | 2.97 | 2.01 | 2.15 | 2.35 | 2.97 | ns | |
| LVCMOS15_JEDEC, Fast, 2 mA | 1.03 | 1.15 | 1.28 | 1.49 | 3.28 | 3.42 | 3.62 | 4.22 | 3.28 | 3.42 | 3.62 | 4.22 | ns | |
| LVCMOS15_JEDEC, Fast, 4 mA | 1.03 | 1.15 | 1.28 | 1.49 | 2.27 | 2.41 | 2.61 | 3.23 | 2.27 | 2.41 | 2.61 | 3.23 | ns | |
| LVCMOS15_JEDEC, Fast, 6 mA | 1.03 | 1.15 | 1.28 | 1.49 | 1.78 | 1.92 | 2.12 | 2.74 | 1.78 | 1.92 | 2.12 | 2.74 | ns | |
| LVCMOS15_JEDEC, Fast, 8 mA | 1.03 | 1.15 | 1.28 | 1.49 | 1.73 | 1.87 | 2.07 | 2.69 | 1.73 | 1.87 | 2.07 | 2.69 | ns | |
| LVCMOS15_JEDEC, Fast, 12 mA | 1.03 | 1.15 | 1.28 | 1.49 | 1.73 | 1.87 | 2.07 | 2.63 | 1.73 | 1.87 | 2.07 | 2.63 | ns | |
| LVCMOS15_JEDEC, Fast, 16 mA | 1.03 | 1.15 | 1.28 | 1.49 | 1.73 | 1.87 | 2.07 | 2.63 | 1.73 | 1.87 | 2.07 | 2.63 | ns | |
| LVCMOS12, QUIETIO, 2 mA | 0.91 | 1.03 | 1.16 | 1.51 | 6.40 | 6.54 | 6.74 | 7.30 | 6.40 | 6.54 | 6.74 | 7.30 | ns | |
| LVCMOS12, QUIETIO, 4 mA | 0.91 | 1.03 | 1.16 | 1.51 | 4.98 | 5.12 | 5.32 | 5.90 | 4.98 | 5.12 | 5.32 | 5.90 | ns | |
| LVCMOS12, QUIETIO, 6 mA | 0.91 | 1.03 | 1.16 | 1.51 | 4.65 | 4.79 | 4.99 | 5.55 | 4.65 | 4.79 | 4.99 | 5.55 | ns | |
| LVCMOS12, QUIETIO, 8 mA | 0.91 | 1.03 | 1.16 | 1.51 | 4.23 | 4.37 | 4.57 | 5.21 | 4.23 | 4.37 | 4.57 | 5.21 | ns | |
| LVCMOS12, QUIETIO, 12 mA | 0.91 | 1.03 | 1.16 | 1.51 | 3.98 | 4.12 | 4.32 | 4.94 | 3.98 | 4.12 | 4.32 | 4.94 | ns | |
| LVCMOS12, Slow, 2 mA | 0.91 | 1.03 | 1.16 | 1.51 | 4.98 | 5.12 | 5.32 | 5.91 | 4.98 | 5.12 | 5.32 | 5.91 | ns | |
| LVCMOS12, Slow, 4 mA | 0.91 | 1.03 | 1.16 | 1.51 | 2.84 | 2.98 | 3.18 | 3.81 | 2.84 | 2.98 | 3.18 | 3.81 | ns | |
| LVCMOS12, Slow, 6 mA | 0.91 | 1.03 | 1.16 | 1.51 | 2.77 | 2.91 | 3.11 | 3.72 | 2.77 | 2.91 | 3.11 | 3.72 | ns | |
| LVCMOS12, Slow, 8 mA | 0.91 | 1.03 | 1.16 | 1.51 | 2.34 | 2.48 | 2.68 | 3.31 | 2.34 | 2.48 | 2.68 | 3.31 | ns | |
| LVCMOS12, Slow, 12 mA | 0.91 | 1.03 | 1.16 | 1.51 | 2.08 | 2.22 | 2.42 | 3.06 | 2.08 | 2.22 | 2.42 | 3.06 | ns | |

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices⁽¹⁾ (Cont'd)


| I/O Standard | T _{IOP1} | | T _{IOOP} | | T _{IOTP} | | Units | |
|--------------------------------|-------------------|------|-------------------|------|-------------------|------|-------|--|
| | Speed Grade | | Speed Grade | | Speed Grade | | | |
| | -3 | -2 | -3 | -2 | -3 | -2 | | |
| LVCMOS18, QUIETIO, 16 mA | 1.25 | 1.43 | 3.34 | 3.54 | 3.34 | 3.54 | ns | |
| LVCMOS18, QUIETIO, 24 mA | 1.25 | 1.43 | 3.18 | 3.38 | 3.18 | 3.38 | ns | |
| LVCMOS18, Slow, 2 mA | 1.25 | 1.43 | 4.79 | 4.99 | 4.79 | 4.99 | ns | |
| LVCMOS18, Slow, 4 mA | 1.25 | 1.43 | 3.84 | 4.04 | 3.84 | 4.04 | ns | |
| LVCMOS18, Slow, 6 mA | 1.25 | 1.43 | 3.17 | 3.37 | 3.17 | 3.37 | ns | |
| LVCMOS18, Slow, 8 mA | 1.25 | 1.43 | 2.37 | 2.57 | 2.37 | 2.57 | ns | |
| LVCMOS18, Slow, 12 mA | 1.25 | 1.43 | 2.13 | 2.33 | 2.13 | 2.33 | ns | |
| LVCMOS18, Slow, 16 mA | 1.25 | 1.43 | 2.13 | 2.33 | 2.13 | 2.33 | ns | |
| LVCMOS18, Slow, 24 mA | 1.25 | 1.43 | 2.13 | 2.33 | 2.13 | 2.33 | ns | |
| LVCMOS18, Fast, 2 mA | 1.25 | 1.43 | 3.78 | 3.98 | 3.78 | 3.98 | ns | |
| LVCMOS18, Fast, 4 mA | 1.25 | 1.43 | 2.54 | 2.74 | 2.54 | 2.74 | ns | |
| LVCMOS18, Fast, 6 mA | 1.25 | 1.43 | 2.02 | 2.22 | 2.02 | 2.22 | ns | |
| LVCMOS18, Fast, 8 mA | 1.25 | 1.43 | 1.95 | 2.15 | 1.95 | 2.15 | ns | |
| LVCMOS18, Fast, 12 mA | 1.25 | 1.43 | 1.85 | 2.05 | 1.85 | 2.05 | ns | |
| LVCMOS18, Fast, 16 mA | 1.25 | 1.43 | 1.85 | 2.05 | 1.85 | 2.05 | ns | |
| LVCMOS18, Fast, 24 mA | 1.25 | 1.43 | 1.85 | 2.05 | 1.85 | 2.05 | ns | |
| LVCMOS18_JEDEC, QUIETIO, 2 mA | 1.01 | 1.19 | 6.09 | 6.29 | 6.09 | 6.29 | ns | |
| LVCMOS18_JEDEC, QUIETIO, 4 mA | 1.01 | 1.19 | 4.89 | 5.09 | 4.89 | 5.09 | ns | |
| LVCMOS18_JEDEC, QUIETIO, 6 mA | 1.01 | 1.19 | 4.20 | 4.40 | 4.20 | 4.40 | ns | |
| LVCMOS18_JEDEC, QUIETIO, 8 mA | 1.01 | 1.19 | 3.87 | 4.07 | 3.87 | 4.07 | ns | |
| LVCMOS18_JEDEC, QUIETIO, 12 mA | 1.01 | 1.19 | 3.49 | 3.69 | 3.49 | 3.69 | ns | |
| LVCMOS18_JEDEC, QUIETIO, 16 mA | 1.01 | 1.19 | 3.34 | 3.54 | 3.34 | 3.54 | ns | |
| LVCMOS18_JEDEC, QUIETIO, 24 mA | 1.01 | 1.19 | 3.17 | 3.37 | 3.17 | 3.37 | ns | |
| LVCMOS18_JEDEC, Slow, 2 mA | 1.01 | 1.19 | 4.79 | 4.99 | 4.79 | 4.99 | ns | |
| LVCMOS18_JEDEC, Slow, 4 mA | 1.01 | 1.19 | 3.84 | 4.04 | 3.84 | 4.04 | ns | |
| LVCMOS18_JEDEC, Slow, 6 mA | 1.01 | 1.19 | 3.18 | 3.38 | 3.18 | 3.38 | ns | |
| LVCMOS18_JEDEC, Slow, 8 mA | 1.01 | 1.19 | 2.37 | 2.57 | 2.37 | 2.57 | ns | |
| LVCMOS18_JEDEC, Slow, 12 mA | 1.01 | 1.19 | 2.13 | 2.33 | 2.13 | 2.33 | ns | |
| LVCMOS18_JEDEC, Slow, 16 mA | 1.01 | 1.19 | 2.13 | 2.33 | 2.13 | 2.33 | ns | |
| LVCMOS18_JEDEC, Slow, 24 mA | 1.01 | 1.19 | 2.13 | 2.33 | 2.13 | 2.33 | ns | |
| LVCMOS18_JEDEC, Fast, 2 mA | 1.01 | 1.19 | 3.75 | 3.95 | 3.75 | 3.95 | ns | |
| LVCMOS18_JEDEC, Fast, 4 mA | 1.01 | 1.19 | 2.54 | 2.74 | 2.54 | 2.74 | ns | |
| LVCMOS18_JEDEC, Fast, 6 mA | 1.01 | 1.19 | 2.02 | 2.22 | 2.02 | 2.22 | ns | |
| LVCMOS18_JEDEC, Fast, 8 mA | 1.01 | 1.19 | 1.94 | 2.14 | 1.94 | 2.14 | ns | |
| LVCMOS18_JEDEC, Fast, 12 mA | 1.01 | 1.19 | 1.86 | 2.06 | 1.86 | 2.06 | ns | |
| LVCMOS18_JEDEC, Fast, 16 mA | 1.01 | 1.19 | 1.86 | 2.06 | 1.86 | 2.06 | ns | |
| LVCMOS18_JEDEC, Fast, 24 mA | 1.01 | 1.19 | 1.86 | 2.06 | 1.86 | 2.06 | ns | |

Output Delay Measurements

Output delays are measured using a Tektronix P6245 TDS500/600 probe (<1 pF) across approximately 4" of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4" trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in [Figure 4](#) and [Figure 5](#).



[Figure 4: Single-Ended Test Setup](#)



[Figure 5: Differential Test Setup](#)

Measurements and test conditions are reflected in the IBIS models except where the IBIS format precludes it. Parameters V_{REF} , R_{REF} , C_{REF} , and V_{MEAS} fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:

1. Simulate the output driver of choice into the generalized test setup, using values from [Table 32](#).
2. Record the time to V_{MEAS} .
3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to V_{MEAS} .
5. Compare the results of steps 2 and 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.

[Table 32: Output Delay Measurement Methodology](#)

| Description | I/O Standard Attribute | R_{REF} (Ω) | C_{REF} ⁽¹⁾ (pF) | V_{MEAS} (V) | V_{REF} (V) |
|---|---------------------------------|------------------------|-----------------------------------|----------------|---------------|
| LVTTL (Low-Voltage Transistor-Transistor Logic) | LVTTL (all) | 1M | 0 | 1.4 | 0 |
| LVCMOS (Low-Voltage CMOS), 3.3V | LVCMOS33 | 1M | 0 | 1.65 | 0 |
| LVCMOS, 2.5V | LVCMOS25 | 1M | 0 | 1.25 | 0 |
| LVCMOS, 1.8V | LVCMOS18 | 1M | 0 | 0.9 | 0 |
| LVCMOS, 1.5V | LVCMOS15 | 1M | 0 | 0.75 | 0 |
| LVCMOS, 1.2V | LVCMOS12 | 1M | 0 | 0.6 | 0 |
| PCI (Peripheral Component Interface) 33 MHz and 66 MHz, 3.3V | PCI33_3, PCI66_3 (rising edge) | 25 | 10 ⁽²⁾ | 0.94 | 0 |
| | PCI33_3, PCI66_3 (falling edge) | 25 | 10 ⁽²⁾ | 2.03 | 3.3 |
| HSTL (High-Speed Transceiver Logic), Class I | HSTL_I | 50 | 0 | V_{REF} | 0.75 |
| HSTL, Class II | HSTL_II | 25 | 0 | V_{REF} | 0.75 |
| HSTL, Class III | HSTL_III | 50 | 0 | 0.9 | 1.5 |
| HSTL, Class I, 1.8V | HSTL_I_18 | 50 | 0 | V_{REF} | 0.9 |
| HSTL, Class II, 1.8V | HSTL_II_18 | 25 | 0 | V_{REF} | 0.9 |
| HSTL, Class III, 1.8V | HSTL_III_18 | 50 | 0 | 1.1 | 1.8 |
| SSTL (Stub Series Terminated Logic), Class I, 1.8V | SSTL18_I | 50 | 0 | V_{REF} | 0.9 |
| SSTL, Class II, 1.8V | SSTL18_II | 25 | 0 | V_{REF} | 0.9 |
| SSTL, Class I, 2.5V | SSTL2_I | 50 | 0 | V_{REF} | 1.25 |

Table 34: SSO Limit per V_{CCO}/GND Pair

| V _{CCO} | I/O Standard | Drive | Slew | SSO Limit per V _{CCO} /GND Pair | | | |
|------------------|--------------------------|-------|---------|--|----------|---|--------------|
| | | | | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 | | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 | |
| | | | | Bank 0/2 | Bank 1/3 | Bank 0/2 | Bank 1/3/4/5 |
| 1.2V | LVCMOS12, LVCMOS12_JEDEC | 2 | Fast | 30 ⁽¹⁾ | 35 | 30 | 35 |
| | | | Slow | 51 | 55 | 51 | 52 |
| | | | QuietIO | 71 | 58 | 71 | 70 |
| | | 4 | Fast | 17 | 17 | 17 | 19 |
| | | | Slow | 23 | 25 | 23 | 22 |
| | | | QuietIO | 35 | 32 | 35 | 32 |
| | | 6 | Fast | 13 | 15 | 13 | 14 |
| | | | Slow | 19 | 20 | 19 | 17 |
| | | | QuietIO | 26 | 24 | 26 | 24 |
| | | 8 | Fast | N/A | 12 | N/A | 12 |
| | | | Slow | N/A | 15 | N/A | 13 |
| | | | QuietIO | N/A | 20 | N/A | 19 |
| | | 12 | Fast | N/A | 5 | N/A | 4 |
| | | | Slow | N/A | 8 | N/A | 5 |
| | | | QuietIO | N/A | 11 | N/A | 10 |

Table 34: SSO Limit per V_{CCO}/GND Pair (Cont'd)

| V _{CCO} | I/O Standard | Drive | Slew | SSO Limit per V _{CCO} /GND Pair | | | | | |
|------------------|--------------|-------|---------|--|----------|---|--------------|--|--|
| | | | | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 | | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 | | | |
| | | | | Bank 0/2 | Bank 1/3 | Bank 0/2 | Bank 1/3/4/5 | | |
| 3.3V | LVTTL | 2 | Fast | 53 | 65 | 53 | 62 | | |
| | | | Slow | 70 | 80 | 70 | 73 | | |
| | | | QuietIO | 79 | 89 | 79 | 91 | | |
| | | 4 | Fast | 23 | 30 | 23 | 27 | | |
| | | | Slow | 34 | 41 | 34 | 37 | | |
| | | | QuietIO | 44 | 49 | 44 | 46 | | |
| | | 6 | Fast | 16 | 21 | 16 | 20 | | |
| | | | Slow | 21 | 28 | 21 | 25 | | |
| | | | QuietIO | 34 | 39 | 34 | 34 | | |
| | | 8 | Fast | 12 | 16 | 12 | 15 | | |
| | | | Slow | 16 | 22 | 16 | 19 | | |
| | | | QuietIO | 27 | 28 | 27 | 24 | | |
| | | 12 | Fast | 1 | 3 | 1 | 1 | | |
| | | | Slow | 2 | 5 | 2 | 4 | | |
| | | | QuietIO | 2 | 10 | 2 | 8 | | |
| | | 16 | Fast | 1 | 3 | 1 | 1 | | |
| | | | Slow | 1 | 7 | 1 | 2 | | |
| | | | QuietIO | 3 | 11 | 3 | 8 | | |
| | | 24 | Fast | 1 | 2 | 1 | 1 | | |
| | | | Slow | 2 | 5 | 2 | 2 | | |
| | | | QuietIO | 8 | 9 | 8 | 8 | | |
| PCI33_3 | | | | 18 | 19 | 18 | 19 | | |
| PCI66_3 | | | | 18 | 19 | 18 | 19 | | |
| SSTL_3_I | | | | 5 | 8 | 5 | 8 | | |
| SSTL_3_II | | | | 3 | 5 | 3 | 3 | | |
| DIFF_SSTL_3_I | | | | 15 | 24 | 15 | 24 | | |
| DIFF_SSTL_3_II | | | | 9 | 15 | 9 | 9 | | |
| SDIO | | | | 17 | 18 | 17 | 15 | | |

CLB Switching Characteristics (SLICEM Only)

Table 40: CLB Switching Characteristics (SLICEM Only)

| Symbol | Description | Speed Grade | | | | Units |
|--|--|----------------|----------------|----------------|----------------|---------|
| | | -3 | -3N | -2 | -1L | |
| Combinatorial Delays | | | | | | |
| T _{ILO} | An – Dn LUT inputs to A to D outputs | 0.21 | 0.26 | 0.26 | 0.46 | ns, Max |
| | An – Dn LUT inputs through F7AMUX/F7BMUX to AMUX/CMUX output | 0.37 | 0.43 | 0.43 | 0.77 | ns, Max |
| T _{OPAB} | An – Dn LUT inputs through F7AMUX or F7BMUX and F8MUX to BMUX output | 0.37 | 0.46 | 0.46 | 0.84 | ns, Max |
| T _{ITO} | An – Dn LUT inputs through latch to AQ – DQ outputs | 0.82 | 0.95 | 0.95 | 1.64 | ns, Max |
| T _{TITO_LOGIC} | An – Dn LUT inputs to AQ – DQ outputs (latch as logic) | 0.82 | 0.95 | 0.95 | 1.64 | ns, Max |
| T _{OPCYA} | An LUT inputs to COUT output | 0.38 | 0.48 | 0.48 | 0.69 | ns, Max |
| T _{OPCYB} | Bn LUT inputs to COUT output | 0.38 | 0.49 | 0.49 | 0.71 | ns, Max |
| T _{OPCYC} | Cn LUT inputs to COUT output | 0.28 | 0.33 | 0.33 | 0.55 | ns, Max |
| T _{OPCYD} | Dn LUT inputs to COUT output | 0.28 | 0.35 | 0.35 | 0.52 | ns, Max |
| T _{AFCY} | AX input to COUT output | 0.21 | 0.26 | 0.26 | 0.36 | ns, Max |
| T _{BFCY} | BX input to COUT output | 0.13 | 0.16 | 0.16 | 0.18 | ns, Max |
| T _{CFCY} | CX input to COUT output | 0.10 | 0.12 | 0.12 | 0.09 | ns, Max |
| T _{DXCY} | DX input to COUT output | 0.09 | 0.11 | 0.11 | 0.09 | ns, Max |
| T _{BYP} | CIN input to COUT output | 0.08 | 0.10 | 0.10 | 0.06 | ns, Max |
| T _{CINA} | CIN input to AMUX output | 0.21 | 0.22 | 0.22 | 0.47 | ns, Max |
| T _{CINB} | CIN input to BMUX output | 0.30 | 0.31 | 0.31 | 0.57 | ns, Max |
| T _{CINC} | CIN input to CMUX output | 0.29 | 0.31 | 0.31 | 0.58 | ns, Max |
| T _{CIND} | CIN input to DMUX output | 0.31 | 0.32 | 0.32 | 0.68 | ns, Max |
| Sequential Delays | | | | | | |
| T _{CKO} | Clock to AQ – DQ outputs | 0.45 | 0.53 | 0.53 | 0.74 | ns, Max |
| Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK | | | | | | |
| T _{DICK/T_{CKDI}} | AX – DX input to CLK on A – D flip-flops | 0.42/ 0.28 | 0.47/ 0.39 | 0.47/ 0.39 | 0.90/ 0.56 | ns, Min |
| T _{CECK/T_{CKCE}} | CE input to CLK on A – D flip-flops | 0.31/ –0.07 | 0.37/ –0.07 | 0.37/ –0.07 | 0.59/ –0.27 | ns, Min |
| T _{SRCK/T_{CKSR}} | SR input to CLK on A – D flip-flops for XC devices | 0.41/ 0.02 | 0.42/ 0.02 | 0.42/ 0.02 | 0.68/ –0.29 | ns, Min |
| | SR input to CLK on A – D flip-flops for XA and XQ devices | 0.41/ 0.02 | N/A | 0.44/ 0.02 | 0.68/ –0.29 | ns, Min |
| T _{CINCK/T_{CKCIN}} | CIN input to CLK on A – D flip-flops | 0.31/ –0.17 | 0.31/ –0.13 | 0.31/ –0.13 | 0.81/ –0.42 | ns, Min |
| Set/Reset | | | | | | |
| T _{RPW} | SR input minimum pulse width | 0.41 | 0.48 | 0.48 | 1.37 | ns, Min |
| T _{RQ} | Delay from SR input to AQ – DQ flip-flops | 0.60 | 0.70 | 0.70 | 0.88 | ns, Max |
| T _{CEO} | Delay from CE input to AQ – DQ flip-flops | 0.60 | 0.65 | 0.65 | 0.90 | ns, Max |
| F _{TOG} | Toggle frequency (for export control) | 862 | 806 | 667 | 500 | MHz |

DSP48A1 Switching Characteristics

Table 44: DSP48A1 Switching Characteristics

| Symbol | Description | Pre-adder | Multiplier | Post-adder | Speed Grade | | | | Units |
|---|---|-----------|------------|------------|----------------|----------------|----------------|-----------------|-------|
| | | | | | -3 | -3N | -2 | -1L | |
| Setup and Hold Times of Data/Control Pins to the Input Register Clock | | | | | | | | | |
| T _{DSPDCK_A_A1REG} /T _{DSPCKD_A_A1REG} | A input to A1 register CLK | N/A | N/A | N/A | 0.15/ 0.09 | 0.17/ 0.09 | 0.17/ 0.09 | 0.32/ 0.09 | ns |
| T _{DSPDCK_D_B1REG} /T _{DSPCKD_D_B1REG} | D input to B1 register CLK | Yes | N/A | N/A | 1.90/ -0.07 | 1.95/ -0.07 | 1.95/ -0.07 | 2.82/ -0.07 | ns |
| T _{DSPDCK_C_CREG} /T _{DSPCKD_C_CREG} | C input to C register CLK for XC devices | N/A | N/A | N/A | 0.11/ 0.15 | 0.13/ 0.15 | 0.13/ 0.15 | 0.24/ 0.09 | ns |
| | C input to C register CLK for XA and XQ devices | | | | 0.11/ 0.19 | N/A | 0.13/ 0.23 | 0.24/ 0.09 | |
| T _{DSPDCK_D_DREG} /T _{DSPCKD_D_DREG} | D input to D register CLK for XC devices | N/A | N/A | N/A | 0.09/ 0.15 | 0.10/ 0.15 | 0.10/ 0.15 | 0.19/ 0.12 | ns |
| | D input to D register CLK for XA and XQ devices | | | | 0.09/ 0.23 | N/A | 0.10/ 0.27 | 0.19/ 0.12 | |
| T _{DSPDCK_OPMODE_B1REG} /T _{DSPCKD_OPMODE_B1REG} | OPMODE input to B1 register CLK | Yes | N/A | N/A | 1.97/ 0.01 | 2.00/ 0.01 | 2.00/ 0.01 | 2.85/ 0.01 | ns |
| T _{DSPDCK_OPMODE_OPMODEREG} /T _{DSPCKD_OPMODE_OPMODEREG} | OPMODE input to OPMODE register CLK for XC devices | N/A | N/A | N/A | 0.18/ 0.12 | 0.21/ 0.12 | 0.21/ 0.12 | 0.40/ 0.12 | ns |
| | OPMODE input to OPMODE register CLK for XA and XQ devices | | | | 0.18/ 0.16 | N/A | 0.21/ 0.22 | 0.40/ 0.12 | |
| Setup and Hold Times of Data Pins to the Pipeline Register Clock | | | | | | | | | |
| T _{DSPDCK_A_MREG} /T _{DSPCKD_A_MREG} | A input to M register CLK | N/A | Yes | N/A | 3.06/ -0.40 | 3.51/ -0.40 | 3.51/ -0.40 | 3.97/ -0.40 | ns |
| T _{DSPDCK_B_MREG} /T _{DSPCKD_B_MREG} | B input to M register CLK | Yes | Yes | N/A | 3.96/ -0.68 | 4.58/ -0.68 | 4.58/ -0.68 | 7.00/ -0.68 | ns |
| T _{DSPDCK_D_MREG} /T _{DSPCKD_D_MREG} | D input to M register CLK | Yes | Yes | N/A | 4.23/ -0.56 | 4.80/ -0.56 | 4.80/ -0.56 | 6.84/ -0.56 | ns |
| T _{DSPDCK_OPMODE_MREG} /T _{DSPCKD_OPMODE_MREG} | OPMODE to M register CLK | Yes | Yes | N/A | 4.18/ -0.48 | 4.80/ -0.48 | 4.80/ -0.48 | 6.88/ -0.48 | ns |
| | | No | Yes | N/A | 2.37/ -0.48 | 2.70/ -0.48 | 2.70/ -0.48 | 4.28/ -0.48 | ns |
| Setup and Hold Times of Data/Control Pins to the Output Register Clock | | | | | | | | | |
| T _{DSPDCK_A_PREG} /T _{DSPCKD_A_PREG} | A input to P register CLK | N/A | Yes | Yes | 4.32/ -0.76 | 5.06/ -0.76 | 5.06/ -0.76 | 7.52/ -0.76 | ns |
| T _{DSPDCK_B_PREG} /T _{DSPCKD_B_PREG} | B input to P register CLK | Yes | Yes | Yes | 5.87/ -0.59 | 6.87/ -0.59 | 6.87/ -0.59 | 10.55/ -0.59 | ns |
| | | No | Yes | Yes | 4.14/ -0.93 | 4.68/ -0.93 | 4.68/ -0.93 | 8.12/ -0.93 | ns |
| T _{DSPDCK_C_PREG} /T _{DSPCKD_C_PREG} | C input to P register CLK | N/A | N/A | Yes | 2.20/ -0.23 | 2.25/ -0.23 | 2.25/ -0.23 | 3.27/ -0.23 | ns |
| T _{DSPDCK_D_PREG} /T _{DSPCKD_D_PREG} | D input to P register CLK | Yes | Yes | Yes | 5.90/ -0.92 | 6.91/ -0.92 | 6.91/ -0.92 | 10.39/ -0.92 | ns |

Configuration Switching Characteristics

Table 47: Configuration Switching Characteristics⁽¹⁾

| Symbol | Description | Speed Grade | | | | Units |
|---|---|-------------|----------|----------|----------|-------------|
| | | -3 | -3N | -2 | -1L | |
| Power-up Timing Characteristics | | | | | | |
| T _{PL} ⁽²⁾ | PROGRAM_B Latency | 4 | 4 | 4 | 5 | ms, Max |
| T _{POR} ⁽²⁾ | Power-on reset (50 ms ramp time) ⁽³⁾ | 5/30 | 5/34 | 5/40 | 5/40 | ms, Min/Max |
| | Power-on reset (10 ms ramp time) | 5/25 | 5/29 | 5/35 | 5/40 | ms, Min/Max |
| T _{PROGRAM} | PROGRAM_B Pulse Width | 500 | 500 | 500 | 500 | ns, Min |
| Slave Serial Mode Programming Switching | | | | | | |
| T _{DCCCK/T_{CCKD}} | DIN Setup/Hold, slave mode | 6.0/1.0 | 6.0/1.0 | 6.0/1.0 | 8.0/2.0 | ns, Min |
| T _{CCKO} | CCLK to DOUT | 12 | 12 | 12 | 17 | ns, Max |
| F _{SCKK} | Slave mode external CCLK | 80 | 80 | 80 | 50 | MHz, Max |
| Slave SelectMAP Mode Programming Switching | | | | | | |
| T _{SMDCCK/T_{SMCKD}} | SelectMAP Data Setup/Hold | 6.0/1.0 | 6.0/1.0 | 6.0/1.0 | 8.0/2.0 | ns, Min |
| T _{SMCSCCK/T_{SMCKCS}} | CSI_B Setup/Hold | 7.0/0.0 | 7.0/0.0 | 7.0/0.0 | 9.0/2.0 | ns, Min |
| T _{SMWCCK/T_{SMCKW}} | RDWR_B Setup/Hold | 17.0/1.0 | 17.0/1.0 | 17.0/1.0 | 27.0/2.0 | ns, Min |
| T _{SMCKCSO} | CSO_B clock to out | 16 | 16 | 16 | 26 | ns, Max |
| T _{SMCO} | CCLK to DATA out in readback | 13 | 13 | 13 | 25 | ns, Max |
| T _{SMCKBY} | CCLK to BUSY out in readback | 12 | 12 | 12 | 17 | ns, Max |
| F _{SMCCK} | Maximum CCLK frequency (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only) | 50 | 50 | 50 | 25 | MHz, Max |
| | Maximum CCLK frequency (LX100 and LX100T in x8 mode, LX150, and LX150T only) | 40 | 40 | 40 | 20 | MHz, Max |
| | Maximum CCLK frequency (LX100 and LX100T in x16 mode only) | 35 | 35 | 35 | 20 | MHz, Max |
| F _{RBCCK} | Maximum Readback CCLK frequency, including block RAM (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only) | 20 | 20 | 20 | 4 | MHz, Max |
| | Maximum Readback CCLK frequency, ignoring block RAM (POST_CRC) (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only) | 50 | 50 | 50 | 30 | MHz, Max |
| | Maximum Readback CCLK frequency, including block RAM (LX100, LX100T, LX150, and LX150T only) | 12 | 12 | 12 | 4 | MHz, Max |
| | Maximum Readback CCLK frequency, ignoring block RAM (POST_CRC) (LX100, LX100T, LX150, and LX150T only) | 35 | 35 | 35 | 20 | MHz, Max |
| Boundary-Scan Port Timing Specifications | | | | | | |
| T _{TAPTCK} | TMS and TDI Setup time before TCK | 10 | 10 | 10 | 17 | ns, Min |
| T _{TCKTAP} | TMS and TDI Hold time after TCK | 5.5 | 5.5 | 5.5 | 5.5 | ns, Min |
| T _{TCKTDO} | TCK falling edge to TDO output valid | 6.5 | 6.5 | 6.5 | 8 | ns, Max |
| T _{TCKH} | TCK clock minimum High time | 12 | 12 | 12 | 21 | ns, Min |
| T _{TCKL} | TCK clock minimum Low time | 12 | 12 | 12 | 21 | ns, Min |
| F _{TCK} | Maximum configuration TCK clock frequency | 33 | 33 | 33 | 18 | MHz, Max |
| F _{TCKB} | Maximum boundary-scan TCK clock frequency | 33 | 33 | 33 | 18 | MHz, Max |
| F _{TCKAES} | Maximum AES key TCK clock frequency | 2 | 2 | 2 | 2 | MHz, Max |

Table 47: Configuration Switching Characteristics⁽¹⁾ (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|---|-------------|---------|---------|----------|-------------|
| | | -3 | -3N | -2 | -1L | |
| BPI Master Flash Mode Programming Switching⁽⁴⁾ | | | | | | |
| T _{BPICCO} ⁽⁵⁾ | A[25:0], FCS_B, FOE_B, FWE_B, LDC outputs valid after CCLK falling edge | 15 | 15 | 15 | 20 | ns, Max |
| T _{BPIICCK} | Master BPI CCLK (output) delay | 10/100 | 10/100 | 10/100 | 10/130 | μs, Min/Max |
| T _{BPIDCC} /T _{BPICCD} | Setup/Hold on D[15:0] data input pins | 5.0/1.0 | 5.0/1.0 | 5.0/1.0 | 6.0/2.0 | ns, Min |
| SPI Master Flash Mode Programming Switching⁽⁶⁾ | | | | | | |
| T _{SPIDCC} /T _{SPIDCCD} | DIN, MISO0, MISO1, MISO2, MISO3, Setup/Hold before/after the rising CCLK edge | 5.0/1.0 | 5.0/1.0 | 5.0/1.0 | 7.0/1.0 | ns, Min |
| T _{SPIIICCK} | Master SPI CCLK (output) delay | 0.4/7.0 | 0.4/7.0 | 0.4/7.0 | 0.4/10.0 | μs, Min/Max |
| T _{SPICCM} | MOSI clock to out | 13 | 13 | 13 | 19 | ns, Max |
| T _{SPICCF} | CSO_B clock to out | 16 | 16 | 16 | 26 | ns, Max |
| CCLK Output (Master Modes) | | | | | | |
| T _{MCCKL} | Master CCLK clock duty cycle Low | 40/60 | | | | %, Min/Max |
| T _{MCCKH} | Master CCLK clock duty cycle High | 40/60 | | | | %, Min/Max |
| F _{MCC} | Maximum frequency, serial mode (Master Serial/SPI) All devices | 40 | 40 | 40 | 30 | MHz, Max |
| | Maximum frequency, parallel mode (Master SelectMAP/BPI) LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T | 40 | 40 | 40 | 25 | MHz, Max |
| | Maximum frequency, parallel mode (Master SelectMAP/BPI) LX100 and LX100T in x8 mode, LX150, and LX150T | 40 | 40 | 40 | 20 | MHz, Max |
| | Maximum frequency, parallel mode (Master SelectMAP/BPI) LX100 and LX100T in x16 mode | 35 | 35 | 35 | 20 | MHz, Max |
| F _{MCCKTOL} | Frequency Tolerance, master mode | ±50 | ±50 | ±50 | ±50 | % |
| CCLK Input (Slave Modes) | | | | | | |
| T _{SCCKL} | Slave CCLK clock minimum Low time | 5 | 5 | 5 | 8 | ns, Min |
| T _{SCCKH} | Slave CCLK clock minimum High time | 5 | 5 | 5 | 8 | ns, Min |
| USERCCLK Input | | | | | | |
| T _{USERCCLKL} | USERCCLK clock minimum Low time | 12 | 12 | 12 | 16 | ns, Min |
| T _{USERCCLKH} | USERCCLK clock minimum High time | 12 | 12 | 12 | 16 | ns, Min |
| F _{USERCCLK} | Maximum USERCCLK frequency | 40 | 40 | 40 | 30 | MHz, Max |

Notes:

1. Maximum frequency and setup/hold timing parameters are for 3.3V and 2.5V configuration voltages.
2. To support longer delays in configuration, use the design solutions described in [UG380: Spartan-6 FPGA Configuration User Guide](#).
3. [Table 6](#) specifies the power supply ramp time.
4. BPI mode is not supported in:
 - LX4, LX25, or LX25T devices
 - LX9 devices in the TQG144 package
 - LX9 or LX16 devices in the CPG196 package.
5. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
6. Defense-grade Spartan-6Q -2Q devices configure in single default SPI Master (x1) mode at $T_j = -55^{\circ}\text{C}$. During operation and when using all other configuration functions, the minimum operating temperature is -40°C .

DCM Switching Characteristics

Table 53: Operating Frequency Ranges and Conditions for the Delay-Locked Loop (DLL)⁽¹⁾

| Symbol | Description | Speed Grade | | | | | | | | Units | |
|--|--|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|-------|--|
| | | -3 | | -3N | | -2 | | -1L | | | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Input Frequency Ranges | | | | | | | | | | | |
| CLKIN_FREQ_DLL | Frequency of the CLKIN clock input when the CLKDV output is not used. | 5 ⁽²⁾ | 280 ⁽³⁾ | 5 ⁽²⁾ | 280 ⁽³⁾ | 5 ⁽²⁾ | 250 ⁽³⁾ | 5 ⁽²⁾ | 175 ⁽³⁾ | MHz | |
| | Frequency of the CLKIN clock input when using the CLKDV output. | 5 ⁽²⁾ | 280 ⁽³⁾ | 5 ⁽²⁾ | 280 ⁽³⁾ | 5 ⁽²⁾ | 250 ⁽³⁾ | 5 ⁽²⁾ | 133 ⁽³⁾ | MHz | |
| Input Pulse Requirements | | | | | | | | | | | |
| CLKIN_PULSE | CLKIN pulse width as a percentage of the CLKIN period for CLKIN_FREQ_DLL < 150 MHz | 40 | 60 | 40 | 60 | 40 | 60 | 40 | 60 | % | |
| | CLKIN pulse width as a percentage of the CLKIN period for CLKIN_FREQ_DLL > 150 MHz | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | % | |
| Input Clock Jitter Tolerance and Delay Path Variation⁽⁴⁾ | | | | | | | | | | | |
| CLKIN_CYC_JITT_DLL_LF | Cycle-to-cycle jitter at the CLKIN input for CLKIN_FREQ_DLL < 150 MHz | – | ±300 | – | ±300 | – | ±300 | – | ±300 | ps | |
| CLKIN_CYC_JITT_DLL_HF | Cycle-to-cycle jitter at the CLKIN input for CLKIN_FREQ_DLL > 150 MHz. | – | ±150 | – | ±150 | – | ±150 | – | ±150 | ps | |
| CLKIN_PER_JITT_DLL | Period jitter at the CLKIN input. | – | ±1 | – | ±1 | – | ±1 | – | ±1 | ns | |
| CLKFB_DELAY_VAR_EXT | Allowable variation of the off-chip feedback delay from the DCM output to the CLKFB input. | – | ±1 | – | ±1 | – | ±1 | – | ±1 | ns | |

Notes:

1. DLL specifications apply when using any of the DLL outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV.
2. When operating independently of the DLL, the DFS supports lower CLKIN_FREQ_DLL frequencies. See Table 55.
3. The CLKIN_DIVIDE_BY_2 attribute increases the effective input frequency range. When set to TRUE, the input clock frequency is divided by two as it enters the DCM. Input clock frequencies for the clock buffer being used can be increased up to the F_{MAX} (see Table 48 and Table 49 for BUFG and BUFIO2 limits). When used with CLK_FEEDBACK=2X, the input clock frequency matches the frequency for CLK2X, and is limited to CLKOUT_FREQ_2X.
4. CLKIN_FREQ_DLL input jitter beyond these limits can cause the DCM to lose LOCK, indicated by the LOCKED output deasserting. The user must then reset the DCM.
5. When using both DCMs in a CMT, both DCMs must be LOCKED.

Spartan-6 Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in [Table 63](#) through [Table 69](#). Values are expressed in nanoseconds unless otherwise noted.

Table 63: Global Clock Input to Output Delay Without DCM or PLL

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|--|------------|-------------|------|------|-------|-------|
| | | | -3 | -3N | -2 | -1L | |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>without</i> DCM or PLL | | | | | | | |
| TICKOF | Global Clock and OUTFF <i>without</i> DCM or PLL | XC6SLX4 | 6.12 | N/A | 7.68 | 9.41 | ns |
| | | XC6SLX9 | 6.12 | 6.51 | 7.68 | 9.41 | ns |
| | | XC6SLX16 | 5.98 | 6.42 | 7.48 | 9.10 | ns |
| | | XC6SLX25 | 6.20 | 6.69 | 7.84 | 9.44 | ns |
| | | XC6SLX25T | 6.20 | 6.69 | 7.84 | N/A | ns |
| | | XC6SLX45 | 6.37 | 6.88 | 8.10 | 9.61 | ns |
| | | XC6SLX45T | 6.37 | 6.88 | 8.10 | N/A | ns |
| | | XC6SLX75 | 6.39 | 6.99 | 8.16 | 10.18 | ns |
| | | XC6SLX75T | 6.39 | 6.99 | 8.16 | N/A | ns |
| | | XC6SLX100 | 6.59 | 7.18 | 8.41 | 10.31 | ns |
| | | XC6SLX100T | 6.59 | 7.18 | 8.41 | N/A | ns |
| | | XC6SLX150 | 6.98 | 7.68 | 8.80 | 10.62 | ns |
| | | XC6SLX150T | 6.98 | 7.68 | 8.80 | N/A | ns |
| | | XA6SLX4 | 6.44 | N/A | 7.68 | N/A | ns |
| | | XA6SLX9 | 6.44 | N/A | 7.68 | N/A | ns |
| | | XA6SLX16 | 6.30 | N/A | 7.48 | N/A | ns |
| | | XA6SLX25 | 6.52 | N/A | 7.84 | N/A | ns |
| | | XA6SLX25T | 6.52 | N/A | 7.84 | N/A | ns |
| | | XA6SLX45 | 6.69 | N/A | 8.12 | N/A | ns |
| | | XA6SLX45T | 6.69 | N/A | 8.12 | N/A | ns |
| | | XA6SLX75 | 6.89 | N/A | 8.16 | N/A | ns |
| | | XA6SLX75T | 6.89 | N/A | 8.16 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 8.36 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 8.16 | 10.18 | ns |
| | | XQ6SLX75T | 6.89 | N/A | 8.16 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 8.80 | 10.62 | ns |
| | | XQ6SLX150T | 7.61 | N/A | 8.80 | N/A | ns |

Notes:

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Table 66: Global Clock Input to Output Delay With PLL in System-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|--|------------|-------------|------|------|------|-------|
| | | | -3 | -3N | -2 | -1L | |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> PLL in System-Synchronous Mode. | | | | | | | |
| T _{CLOCKPLL} | Global Clock and OUTFF <i>with</i> PLL | XC6SLX4 | 4.57 | N/A | 6.25 | 7.34 | ns |
| | | XC6SLX9 | 4.57 | 5.25 | 6.25 | 7.34 | ns |
| | | XC6SLX16 | 4.41 | 4.64 | 5.39 | 6.92 | ns |
| | | XC6SLX25 | 4.03 | 4.32 | 4.91 | 7.64 | ns |
| | | XC6SLX25T | 4.03 | 4.32 | 4.91 | N/A | ns |
| | | XC6SLX45 | 4.63 | 4.96 | 5.75 | 7.36 | ns |
| | | XC6SLX45T | 4.63 | 4.96 | 5.75 | N/A | ns |
| | | XC6SLX75 | 4.01 | 4.30 | 4.88 | 7.15 | ns |
| | | XC6SLX75T | 4.01 | 4.30 | 4.88 | N/A | ns |
| | | XC6SLX100 | 4.02 | 4.33 | 4.90 | 7.37 | ns |
| | | XC6SLX100T | 4.06 | 4.33 | 4.90 | N/A | ns |
| | | XC6SLX150 | 3.65 | 3.98 | 4.58 | 6.94 | ns |
| | | XC6SLX150T | 3.65 | 3.98 | 4.58 | N/A | ns |
| | | XA6SLX4 | 4.88 | N/A | 6.13 | N/A | ns |
| | | XA6SLX9 | 4.88 | N/A | 6.13 | N/A | ns |
| | | XA6SLX16 | 4.74 | N/A | 5.27 | N/A | ns |
| | | XA6SLX25 | 4.43 | N/A | 4.78 | N/A | ns |
| | | XA6SLX25T | 4.43 | N/A | 4.88 | N/A | ns |
| | | XA6SLX45 | 4.94 | N/A | 5.62 | N/A | ns |
| | | XA6SLX45T | 4.94 | N/A | 5.62 | N/A | ns |
| | | XA6SLX75 | 4.32 | N/A | 4.77 | N/A | ns |
| | | XA6SLX75T | 4.32 | N/A | 4.77 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 5.41 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 4.77 | 7.15 | ns |
| | | XQ6SLX75T | 4.32 | N/A | 4.77 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 4.60 | 6.94 | ns |
| | | XQ6SLX150T | 4.35 | N/A | 4.60 | N/A | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is included in the timing calculation.

Table 76: Global Clock Setup and Hold With DCM and PLL in System-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|---|------------|-------------|------------|------------|-----------|-------|
| | | | -3 | -3N | -2 | -1L | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.⁽¹⁾ | | | | | | | |
| $T_{PSDCMPLL}$ / $T_{PHDCMPLL}$ | No Delay Global Clock and IFF ⁽²⁾ with DCM in System-Synchronous Mode and PLL in DCM2PLL Mode. | XC6SLX4 | 1.16/0.49 | N/A | 1.39/0.49 | 2.36/0.59 | ns |
| | | XC6SLX9 | 1.16/0.44 | 1.37/0.44 | 1.39/0.44 | 2.36/0.59 | ns |
| | | XC6SLX16 | 1.44/-0.08 | 1.49/-0.04 | 1.62/-0.04 | 2.06/0.55 | ns |
| | | XC6SLX25 | 1.52/0.42 | 1.65/0.42 | 1.83/0.42 | 2.52/0.43 | ns |
| | | XC6SLX25T | 1.52/0.42 | 1.65/0.42 | 1.83/0.42 | N/A | ns |
| | | XC6SLX45 | 1.54/0.39 | 1.59/0.39 | 1.75/0.39 | 2.48/0.76 | ns |
| | | XC6SLX45T | 1.54/0.39 | 1.59/0.39 | 1.75/0.39 | N/A | ns |
| | | XC6SLX75 | 1.72/0.41 | 1.80/0.41 | 1.99/0.41 | 2.60/0.75 | ns |
| | | XC6SLX75T | 1.72/0.41 | 1.80/0.41 | 1.99/0.41 | N/A | ns |
| | | XC6SLX100 | 1.34/0.51 | 1.46/0.51 | 1.64/0.51 | 2.12/0.90 | ns |
| | | XC6SLX100T | 1.34/0.51 | 1.46/0.51 | 1.64/0.51 | N/A | ns |
| | | XC6SLX150 | 1.30/0.60 | 1.40/0.60 | 1.55/0.60 | 2.57/0.97 | ns |
| | | XC6SLX150T | 1.30/0.60 | 1.40/0.60 | 1.55/0.60 | N/A | ns |
| | | XA6SLX4 | 1.58/0.37 | N/A | 1.58/0.37 | N/A | ns |
| | | XA6SLX9 | 1.58/0.37 | N/A | 1.58/0.37 | N/A | ns |
| | | XA6SLX16 | 2.67/0.35 | N/A | 2.67/0.17 | N/A | ns |
| | | XA6SLX25 | 1.74/0.27 | N/A | 1.95/0.27 | N/A | ns |
| | | XA6SLX25T | 1.74/0.27 | N/A | 2.03/0.27 | N/A | ns |
| | | XA6SLX45 | 1.58/0.29 | N/A | 1.87/0.29 | N/A | ns |
| | | XA6SLX45T | 1.58/0.29 | N/A | 1.87/0.29 | N/A | ns |
| | | XA6SLX75 | 1.74/0.24 | N/A | 2.11/0.24 | N/A | ns |
| | | XA6SLX75T | 1.74/0.24 | N/A | 2.11/0.24 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 2.64/0.82 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 2.11/0.24 | 2.60/0.75 | ns |
| | | XQ6SLX75T | 1.74/0.24 | N/A | 2.11/0.24 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 1.67/0.70 | 2.57/0.97 | ns |
| | | XQ6SLX150T | 1.50/0.70 | N/A | 1.67/0.70 | N/A | ns |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 79: Package Skew (Cont'd)

| Symbol | Description | Device | Package ⁽²⁾ | Value | Units |
|---------------|-----------------------------|--------|------------------------|-------|-------|
| $T_{PKGSKEW}$ | Package Skew ⁽¹⁾ | LX45 | CSG324 | 70 | ps |
| | | | CS(G)484 | 99 | ps |
| | | | FG(G)484 | 109 | ps |
| | | | FG(G)676 | 138 | ps |
| | | LX45T | CSG324 | 75 | ps |
| | | | CS(G)484 | 100 | ps |
| | | | FG(G)484 | 95 | ps |
| | | LX75 | CS(G)484 | 101 | ps |
| | | | FG(G)484 | 107 | ps |
| | | | FG(G)676 | 161 | ps |
| | | LX75T | CS(G)484 | 107 | ps |
| | | | FG(G)484 | 110 | ps |
| | | | FG(G)676 | 134 | ps |
| | | LX100 | CS(G)484 | 95 | ps |
| | | | FG(G)484 | 155 | ps |
| | | | FG(G)676 | 144 | ps |
| | | LX100T | CS(G)484 | 88 | ps |
| | | | FG(G)484 | 111 | ps |
| | | | FG(G)676 | 147 | ps |
| | | | FG(G)900 | 134 | ps |
| | | LX150 | CS(G)484 | 84 | ps |
| | | | FG(G)484 | 103 | ps |
| | | | FG(G)676 | 115 | ps |
| | | | FG(G)900 | 121 | ps |
| | | LX150T | CS(G)484 | 83 | ps |
| | | | FG(G)484 | 88 | ps |
| | | | FG(G)676 | 141 | ps |
| | | | FG(G)900 | 120 | ps |

Notes:

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from Pad to Ball.
- Some of the devices are available in both Pb and Pb-free (additional G) packages as standard ordering options. See [DS160: Spartan-6 Family Overview](#) for more information.

Table 80: Sample Window

| Symbol | Description | Device ⁽¹⁾ | Speed Grade | | | | Units |
|--------------------|---|-----------------------|-------------|-----|-----|-----|-------|
| | | | -3 | -3N | -2 | -1L | |
| T_{SAMP} | Sampling Error at Receiver Pins ⁽²⁾ | All | 510 | 510 | 530 | 740 | ps |
| T_{SAMP_BUFIO2} | Sampling Error at Receiver Pins using BUFIO2 ⁽³⁾ | All | 430 | 430 | 450 | 590 | ps |

Notes:

- LXT devices are not available with a -1L speed grade.
- This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the DCM to capture the DDR input registers' edges of operation. These measurements include:
 - CLK0 DCM jitter
 - DCM accuracy (phase offset)
 - DCM phase shift resolution
 These measurements do not include package or clock tree skew.
- This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFI02 clock network and IODELAY2 to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Table 81: Source-Synchronous Pin-to-Pin Setup/Hold and Clock-to-Out Using BUFI02

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|-----------------------------------|------------|-------------|-----------|-----------|------------|-------|
| | | | -3 | -3N | -2 | -1L | |
| Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFI02 | | | | | | | |
| T _{PSCS} /T _{PHCS} | IFF setup/hold using BUFI02 clock | XC6SLX4 | 0.57/0.94 | N/A | 0.95/1.12 | 0.27/1.56 | ns |
| | | XC6SLX9 | 0.40/0.95 | 0.50/0.96 | 0.60/1.12 | 0.27/1.56 | ns |
| | | XC6SLX16 | 0.48/0.74 | 0.55/0.75 | 0.69/0.83 | 1.27/1.31 | ns |
| | | XC6SLX25 | 0.28/1.02 | 0.28/1.12 | 0.28/1.24 | 0.15/1.78 | ns |
| | | XC6SLX25T | 0.28/1.02 | 0.28/1.12 | 0.28/1.24 | N/A | ns |
| | | XC6SLX45 | 0.42/1.19 | 0.44/1.29 | 0.50/1.40 | 0.12/1.83 | ns |
| | | XC6SLX45T | 0.42/1.19 | 0.44/1.29 | 0.50/1.40 | N/A | ns |
| | | XC6SLX75 | 0.38/1.48 | 0.38/1.63 | 0.38/1.84 | 0.05/2.78 | ns |
| | | XC6SLX75T | 0.38/1.48 | 0.38/1.63 | 0.38/1.84 | N/A | ns |
| | | XC6SLX100 | 0.06/1.48 | 0.06/1.63 | 0.06/1.87 | -0.03/2.72 | ns |
| | | XC6SLX100T | 0.06/1.48 | 0.06/1.63 | 0.06/1.87 | N/A | ns |
| | | XC6SLX150 | 0.04/1.73 | 0.04/1.75 | 0.04/1.98 | -0.08/3.07 | ns |
| | | XC6SLX150T | 0.04/1.73 | 0.04/1.75 | 0.04/1.98 | N/A | ns |
| | | XA6SLX4 | 0.64/0.96 | N/A | 0.97/1.12 | N/A | ns |
| | | XA6SLX9 | 0.44/0.99 | N/A | 0.62/1.16 | N/A | ns |
| | | XA6SLX16 | 0.50/0.78 | N/A | 0.69/0.83 | N/A | ns |
| | | XA6SLX25 | 0.28/1.04 | N/A | 0.28/1.25 | N/A | ns |
| | | XA6SLX25T | 0.28/1.04 | N/A | 0.28/1.25 | N/A | ns |
| | | XA6SLX45 | 0.43/1.21 | N/A | 0.50/1.40 | N/A | ns |
| | | XA6SLX45T | 0.43/1.21 | N/A | 0.50/1.40 | N/A | ns |
| | | XA6SLX75 | 0.38/1.49 | N/A | 0.38/1.84 | N/A | ns |
| | | XA6SLX75T | 0.38/1.49 | N/A | 0.38/1.84 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 1.01/1.63 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 0.38/1.84 | 0.05/2.78 | ns |
| | | XQ6SLX75T | 0.38/1.49 | N/A | 0.38/1.84 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 0.04/1.98 | -0.08/3.07 | ns |
| | | XQ6SLX150T | 0.04/1.75 | N/A | 0.04/1.98 | N/A | ns |

| Date | Version | Description of Revisions |
|----------|---------|--|
| 06/14/10 | 1.5 | <p>In Table 2, added note 5 and added temperature range to V_{FS} and R_{FUSE}. Removed speed grade delineation, revised I_{RPD} description, and updated note 2 in Table 4. Added note 2 to Table 7. Added DIFF_MOBILE_DDR to Table 8 and Table 10. Added note 4 to Table 15. Changed minimum DV_{PPIN} in Table 16. Updated $F_{GTPDRPCLK}$ in Table 19. Increased maximum T_{LLSKEW} in Table 22. Updated descriptions and added data to Table 23. Removed note 1 and added new data to the Networking Applications section in Table 25. Updated Table 26 and Table 27 to the data in ISE v12.1 software with speed specification v1.08. In Table 28, added DIFF_MOBILE_DDR and updated -4 speed grade data. Updated the maximum I/O pairs per bank in Table 33. Updated note 2 on Table 39. Revised the F_{MAX} in Table 44. In Table 47, updated description for $T_{SMCKCSO}$, revised values for T_{POR} and added Min value, added T_{BPICCK} and $T_{SPIICCK}$. Also in Table 47, added device dependencies to F_{SMCCK} and F_{RBCCCK}. Updated and added data to Table 63 through Table 78, and Table 81. In Table 79, added data on the XC6SLX45-FG(G)676 and revised the XC6SLX45T and XC6SLX150T values.</p> <p>The following changes to this specification are addressed in the product change notice XCN10024, <i>MCB Performance and JTAG Revision Code for Spartan-6 LX16 and LX45 FPGAs</i>.</p> <p>In Table 2, revised the V_{CCINT} to add the memory controller block extended performance specifications. In Table 25, changed the standard specifications and added extended performance specifications for the memory controller block and note 2. Added note 4 and updated values in Table 34.</p> |
| 06/24/10 | 1.6 | <p>Production release of XC6SLX45T (-2 and -3 speed grades), XC6SLX16 and XC6SLX45 (-3 speed grade) devices which includes changes to Table 26 and Table 27 (ISE v12.1 software with speed specification v1.08).</p> <p>Added the -3N speed grade, which designates Spartan-6 devices that do not support MCB functionality. This includes changes to Table 2 (note 2), Table 25 (note 4), and Switching Characteristics (Table 26).</p> <p>Updated Simultaneously Switching Outputs discussion. Added -3 speed grade values for T_{TAP} and F_{MINCAL} values in Table 39. In Table 40, updated T_{RPW} (-2 and -3 speed grade) values and F_{TOG} (-3 speed grade) values. In Table 48, updated T_{GIO} (-2 and -3 speed grade) values. Updated -3 values in spread spectrum section of Table 57.</p> |
| 07/16/10 | 1.7 | <p>Production release of specific devices listed in Table 26 and Table 27 using ISE v12.2 software with speed specification v1.11. Added note 4 advising designers of the patch which contains v1.11. Also updated the -1L speed specification to v1.04. Updated numerous -4 and -1L values. Added -4 T_{TAP} values and F_{MINCAL} to Table 39. Revised T_{CINCK}/T_{CKCIN} in Table 40. In Table 41, revised T_{SHCKO}. In Table 42, revised T_{REG}. Added new -1L values to Table 47. Added and updated values in Table 79.</p> |
| 07/26/10 | 1.8 | <p>Production release of XC6SLX25, XC6SLX25T, XC6SLX100 and XC6SLX100T in the specific speed grades listed in Table 26 and Table 27 using ISE v12.2 software with speed specification v1.11. Added note 7 to Table 2 and moved V_{FS} and R_{FUSE} to a new Table 3. Added I_{HS} and note 4 to Table 4. Added note 1 to Table 28. Added and updated SSO limits per V_{CCO}/GND pairs in Table 34. Added note 3 to Table 47. In Table 54, removed -1L specifications for CLKOUT_PER_JITT_DV1/2 and revised CLKIN_CLKFB_PHASE and CLKOUT_PHASE_DLL values. Updated note 3 in both Table 56 and Table 57.</p> |
| 08/23/10 | 1.9 | <p>Updated values for $F_{GTPRANGE1}$, $F_{GTPRANGE2}$, and $F_{GPLLMIN}$ in Table 18. Revised -3 and -4 values in Table 21. Removed the -1L speed grade readback support restriction and note 3 in Table 47.</p> |
| 11/05/10 | 1.10 | <p>Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in Table 26 and Table 27 using ISE v12.3 software with speed specification v1.12 for the -2 speed grade available in the 12.3 Speed Files Patch. Added note 3 advising designers of the patch which contains v1.12.</p> <p>In Table 2, added note 4. In Table 4, added note 2. In Table 10, added notes 2 and 3. In Table 44, added note 2. In Table 47, updated symbol for T_{SMWCCK}/T_{SMCCCK}, changed -1L values for $T_{USERCCLKH}$ and $T_{USERCCLKL}$, and added and revised the modes for F_{MCCK} and F_{SMCCK}. In Table 53, redefined and expanded description for CLKIN_FREQ_DLL and rewrote note 3. Updated title of Table 58. Also in Table 78, revised T_{DCD_CLK} for XC6SLX150 and XC6SLX150T. Changed description of T_{PSFD}/T_{PHFD} in Table 71.</p> <p>For the -1L speed grade, updated data sheet to ISE 12.3 software with speed specification v1.05 which revised the values in the following tables: Table 25, Table 28, Table 35, Table 36, Table 37, Table 40 through Table 43, Table 48 through Table 56, Table 62 through Table 78, Table 80, and Table 81.</p> <p>Updated Notice of Disclaimer.</p> |

| Date | Version | Description of Revisions |
|----------|---------|--|
| 01/10/11 | 1.11 | <p>Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in Table 26 and Table 27 using ISE v12.4 software with speed specification v1.15 for the -4, -3, -3N, and -2 speed grades. Added note 3 to Table 27. Also updated the -1L speed grade requirements to ISE v12.4 software with speed specification v1.06. Revised -3N definition throughout the document.</p> <p>Added note 4 to Table 2 and updated note 5. Added information on V_{CCINT} to note 1 in Table 5. Updated Networking Applications -3 values in Table 25 to match improvements made in ISE v12.4. In Table 28, added note 1 and revised the T_{IOTP} values for LVDS_33, LVDS_25, MINI_LVDS_33, MINI_LVDS_25, RSDS_33, RSDS_25, TMDS_33, PPDS_33, and PPDS_25. Added note 3 to Table 55.</p> |
| 02/11/11 | 1.12 | <p>As described in XCN11008: Product Discontinuation Notice For Spartan-6 LXT -4 Devices, the -4 speed specifications have been discontinued. As outlined in page 2 of the XCN, designers currently using -4 speed specifications should rerun timing analysis using the new -3 speed specifications before moving to a replacement device.</p> <p>Updated the networking applications section of Table 25. Updated -2 speed specifications throughout document and added note 3 to Table 27 advising designers to use the -2 speed specification update (v1.17) with the ISE 12.4 software patch. Added F_{CLKDIV} to Table 37 and Table 38. Updated note 2 in Table 39. Updated units for $T_{SMCKCSO}$ and T_{BPICCO} in Table 47. Updated -1L in Table 71. Removed Note 2: <i>Package delay information is available for these device/package combinations. This information can be used to deskew the package from Table 79.</i></p> |
| 03/31/11 | 2.0 | <p>Production release of XC6SLX45 in the -1L speed grades listed in Table 26 and Table 27 using ISE v13.1 software with -1L speed specification v1.06.</p> <p>In Table 39, removed values in the -1L column and added note 3 as IODELAY2 only supports Tap0 for lower-power devices. Updated copyright page 1 and Notice of Disclaimer.</p> |
| 05/20/11 | 2.1 | <p>Production release of XC6SLX100 and XC6SLX150 in the specific speed grades listed in Table 26 and Table 27 using ISE v13.1 software with -1L speed specification v1.06. Updated Table 27 and Note 7 with changes per XCN11012: Speed File Change for -3N Devices. Revised Switching Characteristics section for speed specifications: v1.18 for -3, -3N, and -2; including improvements in Table 73 through Table 77 and Table 81.</p> <p>Removed <i>Memory Controller Block</i> from the performance heading in Table 2 and revised Note 2. In Table 4, added Note 1 to C_{IN} and updated the description of R_{IN_TERM}. Updated Note 1 in Table 5. Updated Note 1 of Table 7. In Table 25, added and removed -1L specifications, increased the standard performance DDR3 specifications, removed the extended performance DDR3 row and updated Note 3 and Note 4. Clarified the introductory information for Table 28 and Table 30.</p> <p>In Table 32: Revised V_{MEAS} value for LVCMOS12; revised V_{REF} for LVDS_25, LVDS_33, BLVDS_25, MINI_LVDS_25, MINI_LVDS_33, RSDS_25, and RSDS_33; revised R_{REF} for BLVDS_25 and TMDS_33; and added Note 4 and Note 5. Updated Note 2 and Note 3 in Table 39.</p> <p>In Table 47, revised the values and description of T_{POR} including adding Note 3. Also in Table 47, augmented the description and added specifications for F_{RBCK} and removed XC6SLX4 from F_{MCCK} (maximum frequency, parallel mode (Master SelectMAP/BPI)). Added BUFGMUX to Table 48 title. Added Table 50.</p> <p>In Table 52, revised specifications for $T_{EXTFDVAR}$ and $F_{INJITTER}$. In Table 54 removed the 5 MHz < $CLKIN_FREQ_DLL$ parameter in the $LOCK_DLL$ description. In both Table 56 and Table 57, removed the 5 MHz < F_{CLKIN} parameter in the $LOCK_FX$ description. In Table 58, updated description for $PSCLK_FREQ$ and $PSCLK_PULSE$.</p> <p>Revised title and symbol of Table 70, added new speed specifications for -1L, and added Note 2. Added Table 71.</p> |
| 07/11/11 | 2.2 | <p>Added the Automotive XA Spartan-6 and Defense-grade Spartan-6Q devices to all appropriate tables while sometimes removing the XC6S nomenclature. Added expanded temperature range (Q) to all appropriate tables. Updated T_{SOL} packages in Table 1. Added R_{OUT_TERM} to Table 4. Updated Note 2 on Table 13.</p> <p>Production release of the XC6SLX4, XC6SLX9, XC6SLX16, XC6SLX25, XC6SLX75, XQ6SLX75, and XQ6SLX150 in Table 26 and Table 27 using ISE v13.2 software with -1L speed specification v1.07.</p> <p>Production release of the XA6SLX16, XA6SLX25T, XA6SLX45, XA6SLX45T, XQ6SLX75, XQ6SLX75T, XQ6SLX150, and XQ6SLX150T in Table 26 and Table 27 using ISE v13.2 software with -2 and -3 speed specification v1.19.</p> <p>Added Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices(1). Updated CS(G)484 from CSG484 throughout data sheet. Clarified Note 3 in Table 39.</p> |
| 08/08/11 | 2.3 | Production release of the XA6SLX25, XA6SLX75, and XA6SLX75T in Table 26 and Table 27 using ISE v13.2 software with -2 and -3 speed specification v1.19. |