




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                             |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                      |
| Number of LABs/CLBs            | 7911                                                                                                                                        |
| Number of Logic Elements/Cells | 101261                                                                                                                                      |
| Total RAM Bits                 | 4939776                                                                                                                                     |
| Number of I/O                  | 376                                                                                                                                         |
| Number of Gates                | -                                                                                                                                           |
| Voltage - Supply               | 1.14V ~ 1.26V                                                                                                                               |
| Mounting Type                  | Surface Mount                                                                                                                               |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                             |
| Package / Case                 | 676-BGA                                                                                                                                     |
| Supplier Device Package        | 676-FBGA (27x27)                                                                                                                            |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc6slx100t-2fg676c">https://www.e-xfl.com/product-detail/xilinx/xc6slx100t-2fg676c</a> |

In Table 9 and Table 10, values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Table 9: Single-Ended I/O Standard DC Input and Output Levels

| I/O Standard    | $V_{IL}$ |                   | $V_{IH}$          |                 | $V_{OL}$        | $V_{OH}$         | $I_{OL}$ | $I_{OH}$ |
|-----------------|----------|-------------------|-------------------|-----------------|-----------------|------------------|----------|----------|
|                 | V, Min   | V, Max            | V, Min            | V, Max          | V, Max          | V, Min           | mA       | mA       |
| LVTTTL          | −0.5     | 0.8               | 2.0               | 4.1             | 0.4             | 2.4              | Note 2   | Note 2   |
| LVC MOS33       | −0.5     | 0.8               | 2.0               | 4.1             | 0.4             | $V_{CCO} - 0.4$  | Note 2   | Note 2   |
| LVC MOS25       | −0.5     | 0.7               | 1.7               | 4.1             | 0.4             | $V_{CCO} - 0.4$  | Note 2   | Note 2   |
| LVC MOS18       | −0.5     | 0.38              | 0.8               | 4.1             | 0.45            | $V_{CCO} - 0.45$ | Note 2   | Note 2   |
| LVC MOS18 (−1L) | −0.5     | 0.33              | 0.71              | 4.1             | 0.45            | $V_{CCO} - 0.45$ | Note 2   | Note 2   |
| LVC MOS18_JEDEC | −0.5     | 35% $V_{CCO}$     | 65% $V_{CCO}$     | 4.1             | 0.45            | $V_{CCO} - 0.45$ | Note 2   | Note 2   |
| LVC MOS15       | −0.5     | 0.38              | 0.8               | 4.1             | 25% $V_{CCO}$   | 75% $V_{CCO}$    | Note 3   | Note 3   |
| LVC MOS15 (−1L) | −0.5     | 0.33              | 0.71              | 4.1             | 25% $V_{CCO}$   | 75% $V_{CCO}$    | Note 3   | Note 3   |
| LVC MOS15_JEDEC | −0.5     | 35% $V_{CCO}$     | 65% $V_{CCO}$     | 4.1             | 25% $V_{CCO}$   | 75% $V_{CCO}$    | Note 3   | Note 3   |
| LVC MOS12       | −0.5     | 0.38              | 0.8               | 4.1             | 0.4             | $V_{CCO} - 0.4$  | Note 4   | Note 4   |
| LVC MOS12 (−1L) | −0.5     | 0.33              | 0.71              | 4.1             | 0.4             | $V_{CCO} - 0.4$  | Note 4   | Note 4   |
| LVC MOS12_JEDEC | −0.5     | 35% $V_{CCO}$     | 65% $V_{CCO}$     | 4.1             | 0.4             | $V_{CCO} - 0.4$  | Note 4   | Note 4   |
| PCI33_3         | −0.5     | 30% $V_{CCO}$     | 50% $V_{CCO}$     | $V_{CCO} + 0.5$ | 10% $V_{CCO}$   | 90% $V_{CCO}$    | 1.5      | −0.5     |
| PCI66_3         | −0.5     | 30% $V_{CCO}$     | 50% $V_{CCO}$     | $V_{CCO} + 0.5$ | 10% $V_{CCO}$   | 90% $V_{CCO}$    | 1.5      | −0.5     |
| I2C             | −0.5     | 25% $V_{CCO}$     | 70% $V_{CCO}$     | 4.1             | 20% $V_{CCO}$   | —                | 3        | —        |
| SMBUS           | −0.5     | 0.8               | 2.1               | 4.1             | 0.4             | —                | 4        | —        |
| SDIO            | −0.5     | 12.5% $V_{CCO}$   | 75% $V_{CCO}$     | 4.1             | 12.5% $V_{CCO}$ | 75% $V_{CCO}$    | 0.1      | −0.1     |
| MOBILE_DDR      | −0.5     | 20% $V_{CCO}$     | 80% $V_{CCO}$     | 4.1             | 10% $V_{CCO}$   | 90% $V_{CCO}$    | 0.1      | −0.1     |
| HSTL_I          | −0.5     | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | 4.1             | 0.4             | $V_{CCO} - 0.4$  | 8        | −8       |
| HSTL_II         | −0.5     | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | 4.1             | 0.4             | $V_{CCO} - 0.4$  | 16       | −16      |
| HSTL_III        | −0.5     | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | 4.1             | 0.4             | $V_{CCO} - 0.4$  | 24       | −8       |
| HSTL_I_18       | −0.5     | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | 4.1             | 0.4             | $V_{CCO} - 0.4$  | 11       | −11      |
| HSTL_II_18      | −0.5     | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | 4.1             | 0.4             | $V_{CCO} - 0.4$  | 22       | −22      |
| HSTL_III_18     | −0.5     | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | 4.1             | 0.4             | $V_{CCO} - 0.4$  | 30       | −11      |
| SSTL3_I         | −0.5     | $V_{REF} - 0.2$   | $V_{REF} + 0.2$   | 4.1             | $V_{TT} - 0.6$  | $V_{TT} + 0.6$   | 8        | −8       |
| SSTL3_II        | −0.5     | $V_{REF} - 0.2$   | $V_{REF} + 0.2$   | 4.1             | $V_{TT} - 0.8$  | $V_{TT} + 0.8$   | 16       | −16      |
| SSTL2_I         | −0.5     | $V_{REF} - 0.15$  | $V_{REF} + 0.15$  | 4.1             | $V_{TT} - 0.61$ | $V_{TT} + 0.61$  | 8.1      | −8.1     |
| SSTL2_II        | −0.5     | $V_{REF} - 0.15$  | $V_{REF} + 0.15$  | 4.1             | $V_{TT} - 0.81$ | $V_{TT} + 0.81$  | 16.2     | −16.2    |
| SSTL18_I        | −0.5     | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | 4.1             | $V_{TT} - 0.47$ | $V_{TT} + 0.47$  | 6.7      | −6.7     |
| SSTL18_II       | −0.5     | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | 4.1             | $V_{TT} - 0.60$ | $V_{TT} + 0.60$  | 13.4     | −13.4    |
| SSTL15_II       | −0.5     | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | 4.1             | $V_{TT} - 0.4$  | $V_{TT} + 0.4$   | 13.4     | −13.4    |

**Notes:**

1. Tested according to relevant specifications.
2. Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.
3. Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.
4. Using drive strengths of 2, 4, 6, 8, or 12 mA.
5. For more information, refer to [UG381](#): *Spartan-6 FPGA SelectIO Resources User Guide*.

## GTP Transceiver DC Input and Output Levels

Table 16 summarizes the DC output specifications of the GTP transceivers in Spartan-6 FPGAs. Figure 1 shows the single-ended output voltage swing. Figure 2 shows the peak-to-peak differential output voltage.

Consult [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) for further details.

Table 16: GTP Transceiver DC Specifications

| Symbol        | DC Parameter                                              | Conditions                                         | Min                       | Typ              | Max       | Units    |
|---------------|-----------------------------------------------------------|----------------------------------------------------|---------------------------|------------------|-----------|----------|
| $DV_{PPIN}$   | Differential peak-to-peak input voltage                   | External AC coupled                                | 140                       | –                | 2000      | mV       |
| $V_{IN}$      | Absolute input voltage                                    | DC coupled<br>MGTAVTTRX = 1.2V                     | –400                      | –                | MGTAVTTRX | mV       |
| $V_{CMIN}$    | Common mode input voltage                                 | DC coupled<br>MGTAVTTRX = 1.2V                     | –                         | 3/4<br>MGTAVTTRX | –         | mV       |
| $DV_{PPOUT}$  | Differential peak-to-peak output voltage <sup>(1)</sup>   | Transmitter output swing is set to maximum setting | –                         | –                | 1000      | mV       |
| $V_{SEOUT}$   | Single-ended output voltage swing <sup>(1)</sup>          |                                                    | –                         | –                | 500       | mV       |
| $V_{CMOUTDC}$ | Common mode output voltage                                | Equation based                                     | $MGTAVTTTX - V_{SEOUT}/2$ |                  |           | mV       |
| $R_{IN}$      | Differential input resistance                             |                                                    | 80                        | 100              | 130       | $\Omega$ |
| $R_{OUT}$     | Differential output resistance                            |                                                    | 80                        | 100              | 130       | $\Omega$ |
| $T_{OSKEW}$   | Transmitter output skew                                   |                                                    | –                         | –                | 15        | ps       |
| $C_{EXT}$     | Recommended external AC coupling capacitor <sup>(2)</sup> |                                                    | 75                        | 100              | 200       | nF       |

### Notes:

- The output swing and preemphasis levels are programmable using the attributes discussed in [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) and can result in values lower than reported in this table.
- Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

Table 17 summarizes the DC specifications of the clock input of the GTP transceiver. Consult [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) for further details.

## Switching Characteristics

All values represented in this data sheet are based on these speed specifications: v1.20 for -3, -3N, and -2; and v1.08 for -1L. Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### Advance

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### Preliminary

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### Production

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are always representative of worst-case supply voltage and junction temperature conditions.

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device.

The -1L speed grade refers to the lower-power Spartan-6 devices. The -3N speed grade refers to the Spartan-6 devices that do not support MCB functionality.

[Table 26](#) correlates the current status of each Spartan-6 device on a per speed grade basis.

## Testing of Switching Characteristics

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Spartan-6 devices.

**Table 26: Spartan-6 Device Speed Grade Designations**

| Device                 | Speed Grade Designations |             |                  |
|------------------------|--------------------------|-------------|------------------|
|                        | Advance                  | Preliminary | Production       |
| XC6SLX4 <sup>(1)</sup> |                          |             | -3, -2, -1L      |
| XC6SLX9                |                          |             | -3, -3N, -2, -1L |
| XC6SLX16               |                          |             | -3, -3N, -2, -1L |
| XC6SLX25               |                          |             | -3, -3N, -2, -1L |
| XC6SLX25T              |                          |             | -3, -3N, -2      |
| XC6SLX45               |                          |             | -3, -3N, -2, -1L |
| XC6SLX45T              |                          |             | -3, -3N, -2      |
| XC6SLX75               |                          |             | -3, -3N, -2, -1L |
| XC6SLX75T              |                          |             | -3, -3N, -2      |
| XC6SLX100              |                          |             | -3, -3N, -2, -1L |
| XC6SLX100T             |                          |             | -3, -3N, -2      |
| XC6SLX150              |                          |             | -3, -3N, -2, -1L |
| XC6SLX150T             |                          |             | -3, -3N, -2      |
| XA6SLX4                |                          |             | -3, -2           |
| XA6SLX9                |                          |             | -3, -2           |
| XA6SLX16               |                          |             | -3, -2           |
| XA6SLX25               |                          |             | -3, -2           |
| XA6SLX25T              |                          |             | -3, -2           |
| XA6SLX45               |                          |             | -3, -2           |
| XA6SLX45T              |                          |             | -3, -2           |
| XA6SLX75               |                          |             | -3, -2           |
| XA6SLX75T              |                          |             | -3, -2           |
| XA6SLX100              |                          |             | -2               |
| XQ6SLX75               |                          |             | -2, -1L          |
| XQ6SLX75T              |                          |             | -3, -2           |
| XQ6SLX150              |                          |             | -2, -1L          |
| XQ6SLX150T             |                          |             | -3, -2           |

#### Notes:

1. The XC6SLX4 is not available in the -3N speed grade.

Table 27: Spartan-6 Device Production Software and Speed Specification Release<sup>(1)</sup> (Cont'd)

| Device     | Speed Grade Designations <sup>(2)</sup> |     |                   |                |
|------------|-----------------------------------------|-----|-------------------|----------------|
|            | -3 <sup>(3)</sup>                       | -3N | -2 <sup>(4)</sup> | -1L            |
| XQ6SLX75   | N/A                                     | N/A | ISE 13.2 v1.19    | ISE 13.2 v1.07 |
| XQ6SLX75T  | ISE 13.2 v1.19                          | N/A | ISE 13.2 v1.19    | N/A            |
| XQ6SLX150  | N/A                                     | N/A | ISE 13.2 v1.19    | ISE 13.2 v1.07 |
| XQ6SLX150T | ISE 13.2 v1.19                          | N/A | ISE 13.2 v1.19    | N/A            |

**Notes:**

1. ISE 13.3 software with v1.20 for -3, -3N, and -2; and v1.08 for -1L speed specification reflects the changes outlined in [XCEN11028: Spartan-6 FPGA Speed File Changes](#).
2. As marked with an N/A, LXT devices and all XA devices are not available with a -1L speed grade; LX4 devices and all XA and XQ devices are not available with a -3N speed grade.
3. Improved -3 specifications reflected in this data sheet require ISE 12.4 software with v1.15 speed specification.
4. Improved -2 specifications reflected in this data sheet require ISE 12.4 software and the *12.4 Speed Files Patch* which contains the v1.17 speed specification available on the [Xilinx Download Center](#).
5. ISE 12.3 software with v1.12 speed specification is available using ISE 12.3 software and the *12.3 Speed Files Patch* available on the [Xilinx Download Center](#).
6. ISE 12.2 software with v1.11 speed specification is available using ISE 12.2 software and the *12.2 Speed Files Patch* available on the [Xilinx Download Center](#).
7. ISE 13.1 software with v1.18 speed specification is available using ISE 13.1 software and the *13.1 Update* available on the [Xilinx Download Center](#). See [XCEN11012: Speed File Change for -3N Devices](#).

## IOB Pad Input/Output/3-State Switching Characteristics

[Table 28](#) (for commercial (XC) Spartan-6 devices) and [Table 29](#) (for Automotive XA Spartan-6 and Defense-grade Spartan-6Q devices) summarizes the values of standard-specific data input delays, output delays terminating at pads (based on standard), and 3-state delays.

- $T_{IOPI}$  is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- $T_{IOOP}$  is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- $T_{IOTP}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.

See the TRACE report for further information on delays when using an I/O standard with UNTUNED termination on inputs or outputs.

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices

| I/O Standard             | T <sub>IOPI</sub> |      |      |                    | T <sub>IOOP</sub> |      |      |                    | T <sub>IOTP</sub> |      |      |                    | Units |
|--------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|
|                          | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    |       |
|                          | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> |       |
| LVDS_33                  | 1.17              | 1.29 | 1.42 | 1.68               | 1.55              | 1.69 | 1.89 | 2.42               | 3000              | 3000 | 3000 | 3000               | ns    |
| LVDS_25                  | 1.01              | 1.13 | 1.26 | 1.57               | 1.65              | 1.79 | 1.99 | 2.47               | 3000              | 3000 | 3000 | 3000               | ns    |
| BLVDS_25                 | 1.02              | 1.14 | 1.27 | 1.57               | 1.72              | 1.86 | 2.06 | 2.68               | 1.72              | 1.86 | 2.06 | 2.68               | ns    |
| MINI_LVDS_33             | 1.17              | 1.29 | 1.42 | 1.68               | 1.57              | 1.71 | 1.91 | 2.41               | 3000              | 3000 | 3000 | 3000               | ns    |
| MINI_LVDS_25             | 1.01              | 1.13 | 1.26 | 1.57               | 1.65              | 1.79 | 1.99 | 2.47               | 3000              | 3000 | 3000 | 3000               | ns    |
| LVPECL_33                | 1.18              | 1.30 | 1.43 | 1.68               | N/A               | N/A  | N/A  | N/A                | N/A               | N/A  | N/A  | N/A                | ns    |
| LVPECL_25                | 1.02              | 1.14 | 1.27 | 1.57               | N/A               | N/A  | N/A  | N/A                | N/A               | N/A  | N/A  | N/A                | ns    |
| RSDS_33 (point to point) | 1.17              | 1.29 | 1.42 | 1.68               | 1.57              | 1.71 | 1.91 | 2.42               | 3000              | 3000 | 3000 | 3000               | ns    |
| RSDS_25 (point to point) | 1.01              | 1.13 | 1.26 | 1.56               | 1.65              | 1.79 | 1.99 | 2.47               | 3000              | 3000 | 3000 | 3000               | ns    |
| TMDS_33                  | 1.21              | 1.33 | 1.46 | 1.71               | 1.54              | 1.68 | 1.88 | 2.50               | 3000              | 3000 | 3000 | 3000               | ns    |

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices<sup>(1)</sup> (Cont'd)

| I/O Standard                    | T <sub>IOPI</sub> |      | T <sub>IOOP</sub> |      | T <sub>IOTP</sub> |      | Units |
|---------------------------------|-------------------|------|-------------------|------|-------------------|------|-------|
|                                 | Speed Grade       |      | Speed Grade       |      | Speed Grade       |      |       |
|                                 | -3                | -2   | -3                | -2   | -3                | -2   |       |
| LVC MOS18, QUIETIO, 16 mA       | 1.25              | 1.43 | 3.34              | 3.54 | 3.34              | 3.54 | ns    |
| LVC MOS18, QUIETIO, 24 mA       | 1.25              | 1.43 | 3.18              | 3.38 | 3.18              | 3.38 | ns    |
| LVC MOS18, Slow, 2 mA           | 1.25              | 1.43 | 4.79              | 4.99 | 4.79              | 4.99 | ns    |
| LVC MOS18, Slow, 4 mA           | 1.25              | 1.43 | 3.84              | 4.04 | 3.84              | 4.04 | ns    |
| LVC MOS18, Slow, 6 mA           | 1.25              | 1.43 | 3.17              | 3.37 | 3.17              | 3.37 | ns    |
| LVC MOS18, Slow, 8 mA           | 1.25              | 1.43 | 2.37              | 2.57 | 2.37              | 2.57 | ns    |
| LVC MOS18, Slow, 12 mA          | 1.25              | 1.43 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |
| LVC MOS18, Slow, 16 mA          | 1.25              | 1.43 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |
| LVC MOS18, Slow, 24 mA          | 1.25              | 1.43 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |
| LVC MOS18, Fast, 2 mA           | 1.25              | 1.43 | 3.78              | 3.98 | 3.78              | 3.98 | ns    |
| LVC MOS18, Fast, 4 mA           | 1.25              | 1.43 | 2.54              | 2.74 | 2.54              | 2.74 | ns    |
| LVC MOS18, Fast, 6 mA           | 1.25              | 1.43 | 2.02              | 2.22 | 2.02              | 2.22 | ns    |
| LVC MOS18, Fast, 8 mA           | 1.25              | 1.43 | 1.95              | 2.15 | 1.95              | 2.15 | ns    |
| LVC MOS18, Fast, 12 mA          | 1.25              | 1.43 | 1.85              | 2.05 | 1.85              | 2.05 | ns    |
| LVC MOS18, Fast, 16 mA          | 1.25              | 1.43 | 1.85              | 2.05 | 1.85              | 2.05 | ns    |
| LVC MOS18, Fast, 24 mA          | 1.25              | 1.43 | 1.85              | 2.05 | 1.85              | 2.05 | ns    |
| LVC MOS18_JEDEC, QUIETIO, 2 mA  | 1.01              | 1.19 | 6.09              | 6.29 | 6.09              | 6.29 | ns    |
| LVC MOS18_JEDEC, QUIETIO, 4 mA  | 1.01              | 1.19 | 4.89              | 5.09 | 4.89              | 5.09 | ns    |
| LVC MOS18_JEDEC, QUIETIO, 6 mA  | 1.01              | 1.19 | 4.20              | 4.40 | 4.20              | 4.40 | ns    |
| LVC MOS18_JEDEC, QUIETIO, 8 mA  | 1.01              | 1.19 | 3.87              | 4.07 | 3.87              | 4.07 | ns    |
| LVC MOS18_JEDEC, QUIETIO, 12 mA | 1.01              | 1.19 | 3.49              | 3.69 | 3.49              | 3.69 | ns    |
| LVC MOS18_JEDEC, QUIETIO, 16 mA | 1.01              | 1.19 | 3.34              | 3.54 | 3.34              | 3.54 | ns    |
| LVC MOS18_JEDEC, QUIETIO, 24 mA | 1.01              | 1.19 | 3.17              | 3.37 | 3.17              | 3.37 | ns    |
| LVC MOS18_JEDEC, Slow, 2 mA     | 1.01              | 1.19 | 4.79              | 4.99 | 4.79              | 4.99 | ns    |
| LVC MOS18_JEDEC, Slow, 4 mA     | 1.01              | 1.19 | 3.84              | 4.04 | 3.84              | 4.04 | ns    |
| LVC MOS18_JEDEC, Slow, 6 mA     | 1.01              | 1.19 | 3.18              | 3.38 | 3.18              | 3.38 | ns    |
| LVC MOS18_JEDEC, Slow, 8 mA     | 1.01              | 1.19 | 2.37              | 2.57 | 2.37              | 2.57 | ns    |
| LVC MOS18_JEDEC, Slow, 12 mA    | 1.01              | 1.19 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |
| LVC MOS18_JEDEC, Slow, 16 mA    | 1.01              | 1.19 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |
| LVC MOS18_JEDEC, Slow, 24 mA    | 1.01              | 1.19 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |
| LVC MOS18_JEDEC, Fast, 2 mA     | 1.01              | 1.19 | 3.75              | 3.95 | 3.75              | 3.95 | ns    |
| LVC MOS18_JEDEC, Fast, 4 mA     | 1.01              | 1.19 | 2.54              | 2.74 | 2.54              | 2.74 | ns    |
| LVC MOS18_JEDEC, Fast, 6 mA     | 1.01              | 1.19 | 2.02              | 2.22 | 2.02              | 2.22 | ns    |
| LVC MOS18_JEDEC, Fast, 8 mA     | 1.01              | 1.19 | 1.94              | 2.14 | 1.94              | 2.14 | ns    |
| LVC MOS18_JEDEC, Fast, 12 mA    | 1.01              | 1.19 | 1.86              | 2.06 | 1.86              | 2.06 | ns    |
| LVC MOS18_JEDEC, Fast, 16 mA    | 1.01              | 1.19 | 1.86              | 2.06 | 1.86              | 2.06 | ns    |
| LVC MOS18_JEDEC, Fast, 24 mA    | 1.01              | 1.19 | 1.86              | 2.06 | 1.86              | 2.06 | ns    |

## I/O Standard Measurement Methodology

### Input Delay Measurements

Table 31 shows the test setup parameters used for measuring input delay.

Table 31: Input Delay Measurement Methodology

| Description                                                      | I/O Standard Attribute     | $V_L^{(1)}$           | $V_H^{(1)}$      | $V_{MEAS}^{(3)(4)}$ | $V_{REF}^{(2)(4)}$ |
|------------------------------------------------------------------|----------------------------|-----------------------|------------------|---------------------|--------------------|
| LVTTTL (Low-Voltage Transistor-Transistor Logic)                 | LVTTTL                     | 0                     | 3.0              | 1.4                 | —                  |
| LVC MOS (Low-Voltage CMOS), 3.3V                                 | LVC MOS33                  | 0                     | 3.3              | 1.65                | —                  |
| LVC MOS, 2.5V                                                    | LVC MOS25                  | 0                     | 2.5              | 1.25                | —                  |
| LVC MOS, 1.8V                                                    | LVC MOS18                  | 0                     | 1.8              | 0.9                 | —                  |
| LVC MOS, 1.5V                                                    | LVC MOS15                  | 0                     | 1.5              | 0.75                | —                  |
| LVC MOS, 1.2V                                                    | LVC MOS12                  | 0                     | 1.2              | 0.6                 | —                  |
| PCI (Peripheral Component Interface), 33 MHz and 66 MHz, 3.3V    | PCI33_3, PCI66_3           | Per PCI Specification |                  |                     | —                  |
| HSTL (High-Speed Transceiver Logic), Class I & II                | HSTL_I, HSTL_II            | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 0.75               |
| HSTL, Class III                                                  | HSTL_III                   | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 0.90               |
| HSTL, Class I & II, 1.8V                                         | HSTL_I_18, HSTL_II_18      | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 0.90               |
| HSTL, Class III 1.8V                                             | HSTL_III_18                | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 1.1                |
| SSTL (Stub Terminated Transceiver Logic), Class I & II, 3.3V     | SSTL3_I, SSTL3_II          | $V_{REF} - 0.75$      | $V_{REF} + 0.75$ | $V_{REF}$           | 1.5                |
| SSTL, Class I & II, 2.5V                                         | SSTL2_I, SSTL2_II          | $V_{REF} - 0.75$      | $V_{REF} + 0.75$ | $V_{REF}$           | 1.25               |
| SSTL, Class I & II, 1.8V                                         | SSTL18_I, SSTL18_II        | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 0.90               |
| SSTL, Class II, 1.5V                                             | SSTL15_II                  | $V_{REF} - 0.2$       | $V_{REF} + 0.2$  | $V_{REF}$           | 0.75               |
| LVDS (Low-Voltage Differential Signaling), 2.5V & 3.3V           | LVDS_25, LVDS_33           | $1.25 - 0.125$        | $1.25 + 0.125$   | 0 <sup>(5)</sup>    | —                  |
| LVPECL (Low-Voltage Positive Emitter-Coupled Logic), 2.5V & 3.3V | LVPECL_25, LVPECL_33       | $1.2 - 0.3$           | $1.2 + 0.3$      | 0 <sup>(5)</sup>    | —                  |
| BLVDS (Bus LVDS), 2.5V                                           | BLVDS_25                   | $1.3 - 0.125$         | $1.3 + 0.125$    | 0 <sup>(5)</sup>    | —                  |
| Mini-LVDS, 2.5V & 3.3V                                           | MINI_LVDS_25, MINI_LVDS_33 | $1.2 - 0.125$         | $1.2 + 0.125$    | 0 <sup>(5)</sup>    | —                  |
| RS DS (Reduced Swing Differential Signaling), 2.5V & 3.3V        | RS DS_25, RS DS_33         | $1.2 - 0.1$           | $1.2 + 0.1$      | 0 <sup>(5)</sup>    | —                  |
| TMDS (Transition Minimized Differential Signaling), 3.3V         | TMDS_33                    | $3.0 - 0.1$           | $3.0 + 0.1$      | 0 <sup>(5)</sup>    | —                  |
| PPDS (Point-to-Point Differential Signaling), 2.5V & 3.3V        | PPDS_25, PPDS_33           | $1.25 - 0.1$          | $1.25 + 0.1$     | 0 <sup>(5)</sup>    | —                  |

#### Notes:

1. Input waveform switches between  $V_L$  and  $V_H$ .
2. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst case of these measurements.  $V_{REF}$  values listed are typical.
3. Input voltage level from which measurement starts.
4. This is an input voltage reference that bears no relation to the  $V_{REF}$  /  $V_{MEAS}$  parameters found in IBIS models and/or noted in Figure 4.
5. The value given is the differential input voltage.



## Output Delay Measurements

Output delays are measured using a Tektronix P6245 TDS500/600 probe (< 1 pF) across approximately 4" of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4" trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in Figure 4 and Figure 5.





Figure 4: Single-Ended Test Setup



ds162\_07\_011309

Figure 5: Differential Test Setup

Measurements and test conditions are reflected in the IBIS models except where the IBIS format precludes it. Parameters  $V_{REF}$ ,  $R_{REF}$ ,  $C_{REF}$ , and  $V_{MEAS}$  fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:

1. Simulate the output driver of choice into the generalized test setup, using values from Table 32.
2. Record the time to  $V_{MEAS}$ .
3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to  $V_{MEAS}$ .
5. Compare the results of steps 2 and 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.

Table 32: Output Delay Measurement Methodology

| Description                                                     | I/O Standard Attribute          | $R_{REF}$ ( $\Omega$ ) | $C_{REF}^{(1)}$ (pF) | $V_{MEAS}$ (V) | $V_{REF}$ (V) |
|-----------------------------------------------------------------|---------------------------------|------------------------|----------------------|----------------|---------------|
| LVTTTL (Low-Voltage Transistor-Transistor Logic)                | LVTTTL (all)                    | 1M                     | 0                    | 1.4            | 0             |
| LVC MOS (Low-Voltage CMOS), 3.3V                                | LVC MOS33                       | 1M                     | 0                    | 1.65           | 0             |
| LVC MOS, 2.5V                                                   | LVC MOS25                       | 1M                     | 0                    | 1.25           | 0             |
| LVC MOS, 1.8V                                                   | LVC MOS18                       | 1M                     | 0                    | 0.9            | 0             |
| LVC MOS, 1.5V                                                   | LVC MOS15                       | 1M                     | 0                    | 0.75           | 0             |
| LVC MOS, 1.2V                                                   | LVC MOS12                       | 1M                     | 0                    | 0.6            | 0             |
| PCI (Peripheral Component Interface)<br>33 MHz and 66 MHz, 3.3V | PCI33_3, PCI66_3 (rising edge)  | 25                     | 10 <sup>(2)</sup>    | 0.94           | 0             |
|                                                                 | PCI33_3, PCI66_3 (falling edge) | 25                     | 10 <sup>(2)</sup>    | 2.03           | 3.3           |
| HSTL (High-Speed Transceiver Logic), Class I                    | HSTL_I                          | 50                     | 0                    | $V_{REF}$      | 0.75          |
| HSTL, Class II                                                  | HSTL_II                         | 25                     | 0                    | $V_{REF}$      | 0.75          |
| HSTL, Class III                                                 | HSTL_III                        | 50                     | 0                    | 0.9            | 1.5           |
| HSTL, Class I, 1.8V                                             | HSTL_I_18                       | 50                     | 0                    | $V_{REF}$      | 0.9           |
| HSTL, Class II, 1.8V                                            | HSTL_II_18                      | 25                     | 0                    | $V_{REF}$      | 0.9           |
| HSTL, Class III, 1.8V                                           | HSTL_III_18                     | 50                     | 0                    | 1.1            | 1.8           |
| SSTL (Stub Series Terminated Logic), Class I, 1.8V              | SSTL18_I                        | 50                     | 0                    | $V_{REF}$      | 0.9           |
| SSTL, Class II, 1.8V                                            | SSTL18_II                       | 25                     | 0                    | $V_{REF}$      | 0.9           |
| SSTL, Class I, 2.5V                                             | SSTL2_I                         | 50                     | 0                    | $V_{REF}$      | 1.25          |



Table 32: Output Delay Measurement Methodology (Cont'd)

| Description                                              | I/O Standard Attribute     | $R_{REF}$<br>( $\Omega$ ) | $C_{REF}^{(1)}$<br>(pF) | $V_{MEAS}$<br>(V) | $V_{REF}$<br>(V) |
|----------------------------------------------------------|----------------------------|---------------------------|-------------------------|-------------------|------------------|
| SSTL, Class II, 2.5V                                     | SSTL2_II                   | 25                        | 0                       | $V_{REF}$         | 1.25             |
| SSTL, Class II, 1.5V                                     | SSTL15_II                  | 25                        | 0                       | $V_{REF}$         | 0.75             |
| LVDS (Low-Voltage Differential Signaling), 2.5V & 3.3V   | LVDS_25, LVDS_33           | 100                       | 0                       | 0 <sup>(3)</sup>  | —                |
| BLVDS (Bus LVDS), 2.5V                                   | BLVDS_25                   | Note 4                    | 0                       | 0 <sup>(3)</sup>  | —                |
| Mini-LVDS, 2.5V & 3.3V                                   | MINI_LVDS_25, MINI_LVDS_33 | 100                       | 0                       | 0 <sup>(3)</sup>  | —                |
| RSDS (Reduced Swing Differential Signaling), 2.5V & 3.3V | RSDS_25, RSDS_33           | 100                       | 0                       | 0 <sup>(3)</sup>  | —                |
| TMDS (Transition Minimized Differential Signaling), 3.3V | TMDS_33                    | Note 5                    | 0                       | 0 <sup>(3)</sup>  | —                |
| PPDS (Point-to-Point Differential Signaling, 2.5V & 3.3V | PPDS_25, PPDS_33           | 100                       | 0                       | 0 <sup>(3)</sup>  | —                |

**Notes:**

1.  $C_{REF}$  is the capacitance of the probe, nominally 0 pF.
2. Per PCI specifications.
3. The value given is the differential output voltage.
4. See the *BLVDS Output Termination* section in [UG381](#), *Spartan-6 FPGA SelectIO Resources User Guide*.
5. See the *TMDS\_33 Termination* section in [UG381](#), *Spartan-6 FPGA SelectIO Resources User Guide*.

## Simultaneously Switching Outputs

Due to package electrical parasitics, a given package supports a limited number of simultaneous switching outputs (SSOs) when using fast, high-drive outputs. [Table 33](#) and [Table 34](#) provide guidelines for the recommended maximum allowable number of SSOs. These guidelines describe the maximum number of user I/O pins of an output signal standard that should simultaneously switch in the same direction, while maintaining a safe level of switching noise for that particular signal standard. Meeting these guidelines for the stated test conditions ensures that the FPGA operates free from the adverse effects of GND and power bounce.

For each device/package combination, [Table 33](#) provides the number of equivalent  $V_{CCO}$ /GND pairs per bank. For each output signal standard and drive strength, [Table 34](#) recommends the maximum number of SSOs, switching in the same direction, allowed per  $V_{CCO}$ /GND pair within an I/O bank. The guidelines are categorized by package style, slew rate, and output drive current. The number of SSOs are also specified by I/O bank. Multiply the appropriate numbers from each table to calculate the maximum number of SSOs allowed within an I/O bank. The guidelines assume that all pins within a bank use the same I/O standard. Exceeding these SSO guidelines can result in increased power or GND bounce, degraded signal integrity, or increased system jitter. For a given I/O standard, if the SSO limit per pair in [Table 34](#) is greater than the maximum I/O per pair in [Table 33](#), then there is no SSO limit for the exclusive use of that I/O standard.

The recommended maximum SSO values assume that the FPGA is soldered on a printed circuit board and that the board uses sound design practices. Due to the additional inductance introduced by the socket, the SSO values do not apply for FPGAs mounted in sockets. The SSO values assume that the  $V_{CCAUX}$  is powered at 3.3V. Setting  $V_{CCAUX}$  to 2.5V provides better SSO characteristics. For more detail, see [UG381](#): *Spartan-6 FPGA SelectIO Resources User Guide*.

## Input/Output Delay Switching Characteristics

Table 39: IODELAY2 Switching Characteristics

| Symbol                                            | Description                                                                                                                     | Speed Grade    |                |                |                    | Units |
|---------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|----------------|----------------|----------------|--------------------|-------|
|                                                   |                                                                                                                                 | -3             | -3N            | -2             | -1L <sup>(3)</sup> |       |
| $T_{\text{IODCCK\_CAL}} / T_{\text{IODCKC\_CAL}}$ | CAL pin Setup/Hold with respect to CK                                                                                           | 0.28/<br>-0.13 | 0.33/<br>-0.13 | 0.48/<br>-0.13 | N/A                | ns    |
| $T_{\text{IODCCK\_CE}} / T_{\text{IODCKC\_CE}}$   | CE pin Setup/Hold with respect to CK                                                                                            | 0.17/<br>-0.03 | 0.17/<br>-0.03 | 0.25/<br>-0.02 | N/A                | ns    |
| $T_{\text{IODCCK\_INC}} / T_{\text{IODCKC\_INC}}$ | INC pin Setup/Hold with respect to CK                                                                                           | 0.10/<br>0.02  | 0.12/<br>0.03  | 0.18/<br>0.06  | N/A                | ns    |
| $T_{\text{IODCCK\_RST}} / T_{\text{IODCKC\_RST}}$ | RST pin Setup/Hold with respect to CK                                                                                           | 0.12/<br>-0.02 | 0.15/<br>-0.02 | 0.22/<br>-0.01 | N/A                | ns    |
| $T_{\text{TAP1}}$ <sup>(2)</sup>                  | Maximum tap 1 delay                                                                                                             | 8              | 14             | 16             | N/A                | ps    |
| $T_{\text{TAP2}}$                                 | Maximum tap 2 delay                                                                                                             | 40             | 66             | 77             | N/A                | ps    |
| $T_{\text{TAP3}}$                                 | Maximum tap 3 delay                                                                                                             | 95             | 120            | 140            | N/A                | ps    |
| $T_{\text{TAP4}}$                                 | Maximum tap 4 delay                                                                                                             | 108            | 141            | 166            | N/A                | ps    |
| $T_{\text{TAP5}}$                                 | Maximum tap 5 delay                                                                                                             | 171            | 194            | 231            | N/A                | ps    |
| $T_{\text{TAP6}}$                                 | Maximum tap 6 delay                                                                                                             | 207            | 249            | 292            | N/A                | ps    |
| $T_{\text{TAP7}}$                                 | Maximum tap 7 delay                                                                                                             | 212            | 276            | 343            | N/A                | ps    |
| $T_{\text{TAP8}}$                                 | Maximum tap 8 delay                                                                                                             | 322            | 341            | 424            | N/A                | ps    |
| $F_{\text{MINCAL}}$                               | Minimum allowed bit rate for calibration in variable mode: VARIABLE_FROM_ZERO, VARIABLE_FROM_HALF_MAX, and DIFF_PHASE_DETECTOR. | 188            | 188            | 188            | N/A                | Mb/s  |
| $T_{\text{IODDO\_IDATAIN}}$                       | Propagation delay through IODELAY2                                                                                              | Note 1         | Note 1         | Note 1         | Note 3             | —     |
| $T_{\text{IODDO\_ODATAIN}}$                       | Propagation delay through IODELAY2                                                                                              | Note 1         | Note 1         | Note 1         | Note 3             | —     |

### Notes:

- Delay depends on IODELAY2 tap setting. See TRACE report for actual values.
- Maximum delay = integer (number of taps/8)  $\times$   $T_{\text{TAP8}}$  +  $T_{\text{TAPn}}$  (where n equals the remainder). For minimum delay consult the TRACE setup and hold report. Minimum delay is typically greater than 30% of the maximum delay. Tap delays can vary by device and overall conditions. See TRACE report for actual values.
- Spartan-6 -1L devices only support tap 0. See TRACE report for actual values.

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 41: CLB Distributed RAM Switching Characteristics (SLICEM Only)

| Symbol                                      | Description                                      | Speed Grade    |                |                |                | Units   |
|---------------------------------------------|--------------------------------------------------|----------------|----------------|----------------|----------------|---------|
|                                             |                                                  | -3             | -3N            | -2             | -1L            |         |
| Sequential Delays                           |                                                  |                |                |                |                |         |
| T <sub>SHCKO</sub>                          | Clock to A – D outputs                           | 1.26           | 1.55           | 1.55           | 2.35           | ns, Max |
|                                             | Clock to A – D outputs (direct output path)      | 0.96           | 1.20           | 1.20           | 1.87           | ns, Max |
| Setup and Hold Times Before/After Clock CLK |                                                  |                |                |                |                |         |
| T <sub>DS</sub> /T <sub>DH</sub>            | AX – DX or AI – DI inputs to CLK                 | 0.59/<br>0.17  | 0.73/<br>0.22  | 0.73/<br>0.22  | 1.17/<br>0.33  | ns, Min |
| T <sub>AS</sub> /T <sub>AH</sub>            | Address An inputs to clock for XC devices        | 0.28/<br>0.35  | 0.32/<br>0.42  | 0.32/<br>0.42  | 0.26/<br>0.71  | ns, Min |
|                                             | Address An inputs to clock for XA and XQ devices | 0.28/<br>0.51  | N/A            | 0.32/<br>0.51  | 0.26/<br>0.71  | ns, Min |
| T <sub>WS</sub> /T <sub>WH</sub>            | WE input to clock                                | 0.31/<br>–0.08 | 0.37/<br>–0.08 | 0.37/<br>–0.08 | 0.59/<br>–0.27 | ns, Min |
| T <sub>CECK</sub> /T <sub>CKCE</sub>        | CE input to CLK                                  | 0.31/<br>–0.08 | 0.37/<br>–0.08 | 0.37/<br>–0.08 | 0.59/<br>–0.27 | ns, Min |

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 42: CLB Shift Register Switching Characteristics

| Symbol                                      | Description                                 | Speed Grade    |                |                |                | Units   |
|---------------------------------------------|---------------------------------------------|----------------|----------------|----------------|----------------|---------|
|                                             |                                             | -3             | -3N            | -2             | -1L            |         |
| Sequential Delays                           |                                             |                |                |                |                |         |
| T <sub>REG</sub>                            | Clock to A – D outputs                      | 1.35           | 1.78           | 1.78           | 2.74           | ns, Max |
|                                             | Clock to A – D outputs (direct output path) | 1.24           | 1.65           | 1.65           | 2.48           | ns, Max |
| Setup and Hold Times Before/After Clock CLK |                                             |                |                |                |                |         |
| T <sub>WS</sub> /T <sub>WH</sub>            | WE input to CLK                             | 0.20/<br>–0.07 | 0.24/<br>–0.07 | 0.24/<br>–0.07 | 0.29/<br>–0.27 | ns, Min |
| T <sub>CECK</sub> /T <sub>CKCE</sub>        | CE input to CLK for XC devices              | 0.30/<br>0.30  | 0.30/<br>0.38  | 0.30/<br>0.38  | 0.82/<br>–0.41 | ns, Min |
|                                             | CE input to CLK for XA and XQ devices       | 0.32/<br>0.30  | N/A            | 0.40/<br>0.38  | 0.82/<br>–0.41 | ns, Min |
| T <sub>DS</sub> /T <sub>DH</sub>            | AX – DX or AI – DI inputs to CLK            | 0.07/<br>0.11  | 0.09/<br>0.14  | 0.09/<br>0.14  | 0.11/<br>0.23  | ns, Min |

Table 45: Device DNA Interface Port Switching Characteristics

| Symbol                             | Description                                            | Speed Grade |     |    |     | Units    |
|------------------------------------|--------------------------------------------------------|-------------|-----|----|-----|----------|
|                                    |                                                        | -3          | -3N | -2 | -1L |          |
| T <sub>DNASSU</sub>                | Setup time on SHIFT before the rising edge of CLK      | 7           |     |    |     | ns, Min  |
| T <sub>DNASH</sub>                 | Hold time on SHIFT after the rising edge of CLK        | 1           |     |    |     | ns, Min  |
| T <sub>DNADSU</sub>                | Setup time on DIN before the rising edge of CLK        | 7           |     |    |     | ns, Min  |
| T <sub>DNADH</sub>                 | Hold time on DIN after the rising edge of CLK          | 1           |     |    |     | ns, Min  |
| T <sub>DNARSU</sub>                | Setup time on READ before the rising edge of CLK       | 7           |     |    |     | ns, Min  |
|                                    |                                                        | 1,000       |     |    |     | ns, Max  |
| T <sub>DNARH</sub>                 | Hold time on READ after the rising edge of CLK         | 1           |     |    |     | ns, Min  |
| T <sub>DNADCKO</sub>               | Clock-to-output delay on DOUT after rising edge of CLK | 0.5         |     |    |     | ns, Min  |
|                                    |                                                        | 6           |     |    |     | ns, Max  |
| T <sub>DNACKF</sub> <sup>(2)</sup> | CLK frequency                                          | 2           |     |    |     | MHz, Max |
| T <sub>DNACKL</sub>                | CLK Low time                                           | 50          |     |    |     | ns, Min  |
| T <sub>DNACKH</sub>                | CLK High time                                          | 50          |     |    |     | ns, Min  |

**Notes:**

1. The minimum READ pulse width is 8 ns, the maximum READ pulse width is 1  $\mu$ s.
2. Also applies to TCK when reading DNA through the boundary-scan port.

Table 46: Suspend Mode Switching Characteristics

| Symbol                         | Description                                                                                                                                                          | Min | Max  | Units   |
|--------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|------|---------|
| <b>Entering Suspend Mode</b>   |                                                                                                                                                                      |     |      |         |
| T <sub>SUSPENDHIGH_AWAKE</sub> | Rising edge of SUSPEND pin to falling edge of AWAKE pin without glitch filter                                                                                        | 2.5 | 14   | ns      |
| T <sub>SUSPENDFILTER</sub>     | Adjustment to SUSPEND pin rising edge parameters when glitch filter enabled                                                                                          | 31  | 430  | ns      |
| T <sub>SUSPEND_GWE</sub>       | Rising edge of SUSPEND pin until FPGA output pins drive their defined SUSPEND constraint behavior (without glitch filter)                                            | –   | 15   | ns      |
| T <sub>SUSPEND_GTS</sub>       | Rising edge of SUSPEND pin to write-protect lock on all writable clocked elements (without glitch filter)                                                            | –   | 15   | ns      |
| T <sub>SUSPEND_DISABLE</sub>   | Rising edge of the SUSPEND pin to FPGA input pins and interconnect disabled (without glitch filter)                                                                  | –   | 1500 | ns      |
| <b>Exiting Suspend Mode</b>    |                                                                                                                                                                      |     |      |         |
| T <sub>SUSPENDLOW_AWAKE</sub>  | Falling edge of the SUSPEND pin to rising edge of the AWAKE pin. Does not include DCM or PLL lock time.                                                              | 7   | 75   | $\mu$ s |
| T <sub>SUSPEND_ENABLE</sub>    | Falling edge of the SUSPEND pin to FPGA input pins and interconnect re-enabled                                                                                       | 7   | 41   | $\mu$ s |
| T <sub>AWAKE_GWE1</sub>        | Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <b>sw_clk:InternalClock</b> and <b>sw_gwe_cycle:1</b> .       | –   | 80   | ns      |
| T <sub>AWAKE_GWE512</sub>      | Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <b>sw_clk:InternalClock</b> and <b>sw_gwe_cycle:512</b> .     | –   | 20.5 | $\mu$ s |
| T <sub>AWAKE_GTS1</sub>        | Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <b>sw_clk:InternalClock</b> and <b>sw_gts_cycle:1</b> .   | –   | 80   | ns      |
| T <sub>AWAKE_GTS512</sub>      | Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <b>sw_clk:InternalClock</b> and <b>sw_gts_cycle:512</b> . | –   | 20.5 | $\mu$ s |
| T <sub>SCP_AWAKE</sub>         | Rising edge of SCP pins to rising edge of AWAKE pin                                                                                                                  | 7   | 75   | $\mu$ s |

## Configuration Switching Characteristics

Table 47: Configuration Switching Characteristics<sup>(1)</sup>

| Symbol                                     | Description                                                                                                                     | Speed Grade |          |          |          | Units       |
|--------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|-------------|----------|----------|----------|-------------|
|                                            |                                                                                                                                 | -3          | -3N      | -2       | -1L      |             |
| Power-up Timing Characteristics            |                                                                                                                                 |             |          |          |          |             |
| T <sub>PL</sub> <sup>(2)</sup>             | PROGRAM_B Latency                                                                                                               | 4           | 4        | 4        | 5        | ms, Max     |
| T <sub>POR</sub> <sup>(2)</sup>            | Power-on reset (50 ms ramp time) <sup>(3)</sup>                                                                                 | 5/30        | 5/34     | 5/40     | 5/40     | ms, Min/Max |
|                                            | Power-on reset (10 ms ramp time)                                                                                                | 5/25        | 5/29     | 5/35     | 5/40     | ms, Min/Max |
| T <sub>PROGRAM</sub>                       | PROGRAM_B Pulse Width                                                                                                           | 500         | 500      | 500      | 500      | ns, Min     |
| Slave Serial Mode Programming Switching    |                                                                                                                                 |             |          |          |          |             |
| T <sub>DCCK</sub> /T <sub>CCKD</sub>       | DIN Setup/Hold, slave mode                                                                                                      | 6.0/1.0     | 6.0/1.0  | 6.0/1.0  | 8.0/2.0  | ns, Min     |
| T <sub>CCO</sub>                           | CCLK to DOUT                                                                                                                    | 12          | 12       | 12       | 17       | ns, Max     |
| F <sub>SCCK</sub>                          | Slave mode external CCLK                                                                                                        | 80          | 80       | 80       | 50       | MHz, Max    |
| Slave SelectMAP Mode Programming Switching |                                                                                                                                 |             |          |          |          |             |
| T <sub>SMDCK</sub> /T <sub>SMCCKD</sub>    | SelectMAP Data Setup/Hold                                                                                                       | 6.0/1.0     | 6.0/1.0  | 6.0/1.0  | 8.0/2.0  | ns, Min     |
| T <sub>SMCSCCK</sub> /T <sub>SMCCKCS</sub> | CSI_B Setup/Hold                                                                                                                | 7.0/0.0     | 7.0/0.0  | 7.0/0.0  | 9.0/2.0  | ns, Min     |
| T <sub>SMWCCK</sub> /T <sub>SMCCKW</sub>   | RDWR_B Setup/Hold                                                                                                               | 17.0/1.0    | 17.0/1.0 | 17.0/1.0 | 27.0/2.0 | ns, Min     |
| T <sub>SMCKCSO</sub>                       | CSO_B clock to out                                                                                                              | 16          | 16       | 16       | 26       | ns, Max     |
| T <sub>SMCO</sub>                          | CCLK to DATA out in readback                                                                                                    | 13          | 13       | 13       | 25       | ns, Max     |
| T <sub>SMCKBY</sub>                        | CCLK to BUSY out in readback                                                                                                    | 12          | 12       | 12       | 17       | ns, Max     |
| F <sub>SMCK</sub>                          | Maximum CCLK frequency (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only)                                         | 50          | 50       | 50       | 25       | MHz, Max    |
|                                            | Maximum CCLK frequency (LX100 and LX100T in x8 mode, LX150, and LX150T only)                                                    | 40          | 40       | 40       | 20       | MHz, Max    |
|                                            | Maximum CCLK frequency (LX100 and LX100T in x16 mode only)                                                                      | 35          | 35       | 35       | 20       | MHz, Max    |
| F <sub>RBCK</sub>                          | Maximum Readback CCLK frequency, including block RAM (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only)           | 20          | 20       | 20       | 4        | MHz, Max    |
|                                            | Maximum Readback CCLK frequency, ignoring block RAM (POST_CRC) (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only) | 50          | 50       | 50       | 30       | MHz, Max    |
|                                            | Maximum Readback CCLK frequency, including block RAM (LX100, LX100T, LX150, and LX150T only)                                    | 12          | 12       | 12       | 4        | MHz, Max    |
|                                            | Maximum Readback CCLK frequency, ignoring block RAM (POST_CRC) (LX100, LX100T, LX150, and LX150T only)                          | 35          | 35       | 35       | 20       | MHz, Max    |
| Boundary-Scan Port Timing Specifications   |                                                                                                                                 |             |          |          |          |             |
| T <sub>TAPTCK</sub>                        | TMS and TDI Setup time before TCK                                                                                               | 10          | 10       | 10       | 17       | ns, Min     |
| T <sub>TCKTAP</sub>                        | TMS and TDI Hold time after TCK                                                                                                 | 5.5         | 5.5      | 5.5      | 5.5      | ns, Min     |
| T <sub>TCKTDO</sub>                        | TCK falling edge to TDO output valid                                                                                            | 6.5         | 6.5      | 6.5      | 8        | ns, Max     |
| T <sub>TCKH</sub>                          | TCK clock minimum High time                                                                                                     | 12          | 12       | 12       | 21       | ns, Min     |
| T <sub>TCKL</sub>                          | TCK clock minimum Low time                                                                                                      | 12          | 12       | 12       | 21       | ns, Min     |
| F <sub>TCK</sub>                           | Maximum configuration TCK clock frequency                                                                                       | 33          | 33       | 33       | 18       | MHz, Max    |
| F <sub>TCKB</sub>                          | Maximum boundary-scan TCK clock frequency                                                                                       | 33          | 33       | 33       | 18       | MHz, Max    |
| F <sub>TCKAES</sub>                        | Maximum AES key TCK clock frequency                                                                                             | 2           | 2        | 2        | 2        | MHz, Max    |

Table 56: Switching Characteristics for the Digital Frequency Synthesizer (DFS) for DCM\_SP<sup>(1)</sup>

| Symbol                                | Description                                                                                                                                                                                                                                                     | Speed Grade                           |      |     |      |     |      |     |      | Units |
|---------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|------|-----|------|-----|------|-----|------|-------|
|                                       |                                                                                                                                                                                                                                                                 | -3                                    |      | -3N |      | -2  |      | -1L |      |       |
|                                       |                                                                                                                                                                                                                                                                 | Min                                   | Max  | Min | Max  | Min | Max  | Min | Max  |       |
| Output Frequency Ranges               |                                                                                                                                                                                                                                                                 |                                       |      |     |      |     |      |     |      |       |
| CLKOUT_FREQ_FX                        | Frequency for the CLKFX and CLKFX180 outputs                                                                                                                                                                                                                    | 5                                     | 375  | 5   | 375  | 5   | 333  | 5   | 200  | MHz   |
| Output Clock Jitter <sup>(2)(3)</sup> |                                                                                                                                                                                                                                                                 |                                       |      |     |      |     |      |     |      |       |
| CLKOUT_PER_JITT_FX                    | Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN < 20 MHz                                                                                                                                                                                            | Use the Clocking Wizard               |      |     |      |     |      |     |      | ps    |
|                                       | Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN > 20 MHz                                                                                                                                                                                            | Typical = ±(1% of CLKFX period + 100) |      |     |      |     |      |     |      | ps    |
| Duty Cycle <sup>(4)(5)</sup>          |                                                                                                                                                                                                                                                                 |                                       |      |     |      |     |      |     |      |       |
| CLKOUT_DUTY_CYCLE_FX                  | Duty cycle precision for the CLKFX and CLKFX180 outputs including the BUFGMUX and clock tree duty-cycle distortion                                                                                                                                              | Maximum = ±(1% of CLKFX period + 350) |      |     |      |     |      |     |      | ps    |
| Phase Alignment <sup>(5)</sup>        |                                                                                                                                                                                                                                                                 |                                       |      |     |      |     |      |     |      |       |
| CLKOUT_PHASE_FX                       | Phase offset between the DFS CLKFX output and the DLL CLK0 output when both the DFS and DLL are used                                                                                                                                                            | –                                     | ±200 | –   | ±200 | –   | ±200 | –   | ±250 | ps    |
| CLKOUT_PHASE_FX180                    | Phase offset between the DFS CLKFX180 output and the DLL CLK0 output when both the DFS and DLL are used                                                                                                                                                         | Maximum = ±(1% of CLKFX period + 200) |      |     |      |     |      |     |      | ps    |
| LOCKED Time                           |                                                                                                                                                                                                                                                                 |                                       |      |     |      |     |      |     |      |       |
| LOCK_FX <sup>(2)</sup>                | When FCLKIN < 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time. | –                                     | 5    | –   | 5    | –   | 5    | –   | 5    | ms    |
|                                       | When FCLKIN > 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time. | –                                     | 0.45 | –   | 0.45 | –   | 0.45 | –   | 0.60 | ms    |

**Notes:**

- The values in this table are based on the operating conditions described in Table 2 and Table 55.
- For optimal jitter tolerance and a faster LOCK time, use the CLKIN\_PERIOD attribute.
- Output jitter is characterized with no input jitter. Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply, and PCB design. The actual maximum output jitter depends on the system application.
- The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%.
- Some duty cycle and alignment specifications include a percentage of the CLKFX output period. For example, this data sheet specifies a maximum CLKFX jitter of  $\pm(1\%$  of CLKFX period + 200 ps). Assuming that the CLKFX output frequency is 100 MHz, the equivalent CLKFX period is 10 ns, and 1% of 10 ns is 0.1 ns or 100 ps. Accordingly, the maximum jitter is  $\pm(100\text{ ps} + 200\text{ ps}) = \pm 300\text{ ps}$ .

Table 66: Global Clock Input to Output Delay With PLL in System-Synchronous Mode

| Symbol                                                                                                                                | Description                            | Device     | Speed Grade |      |      |      | Units |
|---------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------|------------|-------------|------|------|------|-------|
|                                                                                                                                       |                                        |            | -3          | -3N  | -2   | -1L  |       |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> PLL in System-Synchronous Mode. |                                        |            |             |      |      |      |       |
| T <sub>ICKOFFPLL</sub>                                                                                                                | Global Clock and OUTFF <i>with</i> PLL | XC6SLX4    | 4.57        | N/A  | 6.25 | 7.34 | ns    |
|                                                                                                                                       |                                        | XC6SLX9    | 4.57        | 5.25 | 6.25 | 7.34 | ns    |
|                                                                                                                                       |                                        | XC6SLX16   | 4.41        | 4.64 | 5.39 | 6.92 | ns    |
|                                                                                                                                       |                                        | XC6SLX25   | 4.03        | 4.32 | 4.91 | 7.64 | ns    |
|                                                                                                                                       |                                        | XC6SLX25T  | 4.03        | 4.32 | 4.91 | N/A  | ns    |
|                                                                                                                                       |                                        | XC6SLX45   | 4.63        | 4.96 | 5.75 | 7.36 | ns    |
|                                                                                                                                       |                                        | XC6SLX45T  | 4.63        | 4.96 | 5.75 | N/A  | ns    |
|                                                                                                                                       |                                        | XC6SLX75   | 4.01        | 4.30 | 4.88 | 7.15 | ns    |
|                                                                                                                                       |                                        | XC6SLX75T  | 4.01        | 4.30 | 4.88 | N/A  | ns    |
|                                                                                                                                       |                                        | XC6SLX100  | 4.02        | 4.33 | 4.90 | 7.37 | ns    |
|                                                                                                                                       |                                        | XC6SLX100T | 4.06        | 4.33 | 4.90 | N/A  | ns    |
|                                                                                                                                       |                                        | XC6SLX150  | 3.65        | 3.98 | 4.58 | 6.94 | ns    |
|                                                                                                                                       |                                        | XC6SLX150T | 3.65        | 3.98 | 4.58 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX4    | 4.88        | N/A  | 6.13 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX9    | 4.88        | N/A  | 6.13 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX16   | 4.74        | N/A  | 5.27 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX25   | 4.43        | N/A  | 4.78 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX25T  | 4.43        | N/A  | 4.88 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX45   | 4.94        | N/A  | 5.62 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX45T  | 4.94        | N/A  | 5.62 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX75   | 4.32        | N/A  | 4.77 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX75T  | 4.32        | N/A  | 4.77 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX100  | N/A         | N/A  | 5.41 | N/A  | ns    |
|                                                                                                                                       |                                        | XQ6SLX75   | N/A         | N/A  | 4.77 | 7.15 | ns    |
|                                                                                                                                       |                                        | XQ6SLX75T  | 4.32        | N/A  | 4.77 | N/A  | ns    |
|                                                                                                                                       |                                        | XQ6SLX150  | N/A         | N/A  | 4.60 | 6.94 | ns    |
|                                                                                                                                       |                                        | XQ6SLX150T | 4.35        | N/A  | 4.60 | N/A  | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is included in the timing calculation.



Table 68: Global Clock Input to Output Delay With DCM and PLL in System-Synchronous Mode

| Symbol                                                                                                                                                        | Description                             | Device     | Speed Grade |      |      |      | Units |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------|------------|-------------|------|------|------|-------|
|                                                                                                                                                               |                                         |            | -3          | -3N  | -2   | -1L  |       |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> DCM in System-Synchronous Mode and PLL in DCM2PLL Mode. |                                         |            |             |      |      |      |       |
| T <sub>ICKOFDCM_PLL</sub>                                                                                                                                     | Global Clock and OUTFF with DCM and PLL | XC6SLX4    | 4.78        | N/A  | 6.32 | 7.09 | ns    |
|                                                                                                                                                               |                                         | XC6SLX9    | 4.78        | 5.24 | 6.32 | 7.09 | ns    |
|                                                                                                                                                               |                                         | XC6SLX16   | 4.70        | 5.12 | 5.94 | 6.63 | ns    |
|                                                                                                                                                               |                                         | XC6SLX25   | 4.70        | 5.09 | 5.92 | 7.30 | ns    |
|                                                                                                                                                               |                                         | XC6SLX25T  | 4.70        | 5.09 | 5.92 | N/A  | ns    |
|                                                                                                                                                               |                                         | XC6SLX45   | 4.63        | 4.98 | 5.83 | 7.26 | ns    |
|                                                                                                                                                               |                                         | XC6SLX45T  | 4.63        | 4.98 | 5.83 | N/A  | ns    |
|                                                                                                                                                               |                                         | XC6SLX75   | 4.68        | 5.04 | 5.88 | 6.90 | ns    |
|                                                                                                                                                               |                                         | XC6SLX75T  | 4.68        | 5.04 | 5.88 | N/A  | ns    |
|                                                                                                                                                               |                                         | XC6SLX100  | 4.72        | 5.07 | 5.92 | 7.77 | ns    |
|                                                                                                                                                               |                                         | XC6SLX100T | 4.76        | 5.07 | 5.92 | N/A  | ns    |
|                                                                                                                                                               |                                         | XC6SLX150  | 4.44        | 4.73 | 5.31 | 6.96 | ns    |
|                                                                                                                                                               |                                         | XC6SLX150T | 4.44        | 4.73 | 5.31 | N/A  | ns    |
|                                                                                                                                                               |                                         | XA6SLX4    | 5.07        | N/A  | 6.18 | N/A  | ns    |
|                                                                                                                                                               |                                         | XA6SLX9    | 5.07        | N/A  | 6.18 | N/A  | ns    |
|                                                                                                                                                               |                                         | XA6SLX16   | 5.22        | N/A  | 5.77 | N/A  | ns    |
|                                                                                                                                                               |                                         | XA6SLX25   | 5.01        | N/A  | 5.80 | N/A  | ns    |
|                                                                                                                                                               |                                         | XA6SLX25T  | 5.01        | N/A  | 5.90 | N/A  | ns    |
|                                                                                                                                                               |                                         | XA6SLX45   | 4.93        | N/A  | 5.67 | N/A  | ns    |
|                                                                                                                                                               |                                         | XA6SLX45T  | 4.93        | N/A  | 5.67 | N/A  | ns    |
|                                                                                                                                                               |                                         | XA6SLX75   | 4.94        | N/A  | 5.70 | N/A  | ns    |
|                                                                                                                                                               |                                         | XA6SLX75T  | 4.94        | N/A  | 5.70 | N/A  | ns    |
|                                                                                                                                                               |                                         | XA6SLX100  | N/A         | N/A  | 5.77 | N/A  | ns    |
|                                                                                                                                                               |                                         | XQ6SLX75   | N/A         | N/A  | 5.70 | 6.90 | ns    |
|                                                                                                                                                               |                                         | XQ6SLX75T  | 4.94        | N/A  | 5.70 | N/A  | ns    |
|                                                                                                                                                               |                                         | XQ6SLX150  | N/A         | N/A  | 5.31 | 6.96 | ns    |
|                                                                                                                                                               |                                         | XQ6SLX150T | 5.02        | N/A  | 5.31 | N/A  | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM and PLL output jitter are already included in the timing calculation.

Table 71: Global Clock Setup and Hold Without DCM or PLL (Default Delay)

| Symbol                                                                                                | Description                                                                         | Device     | Speed Grade |           |           |           | Units |
|-------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|------------|-------------|-----------|-----------|-----------|-------|
|                                                                                                       |                                                                                     |            | -3          | -3N       | -2        | -1L       |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard. <sup>(1)</sup> |                                                                                     |            |             |           |           |           |       |
| T <sub>PSFD</sub> / T <sub>PHFD</sub>                                                                 | Default Delay <sup>(2)</sup> Global Clock and IFF <sup>(3)</sup> without DCM or PLL | XC6SLX4    | 0.66/1.17   | N/A       | 1.05/0.79 | 2.09/1.05 | ns    |
|                                                                                                       |                                                                                     | XC6SLX9    | 0.66/1.17   | 0.75/1.17 | 1.05/1.17 | 2.09/1.05 | ns    |
|                                                                                                       |                                                                                     | XC6SLX16   | 0.87/1.16   | 0.93/1.16 | 0.96/1.16 | 1.86/1.06 | ns    |
|                                                                                                       |                                                                                     | XC6SLX25   | 0.68/0.77   | 0.81/0.81 | 0.87/0.82 | 2.21/1.33 | ns    |
|                                                                                                       |                                                                                     | XC6SLX25T  | 0.68/0.77   | 0.81/0.81 | 0.87/0.82 | N/A       | ns    |
|                                                                                                       |                                                                                     | XC6SLX45   | 0.40/1.05   | 0.42/1.17 | 0.64/1.20 | 1.61/1.67 | ns    |
|                                                                                                       |                                                                                     | XC6SLX45T  | 0.40/1.05   | 0.42/1.17 | 0.64/1.20 | N/A       | ns    |
|                                                                                                       |                                                                                     | XC6SLX75   | 0.41/1.11   | 0.41/1.13 | 0.80/1.14 | 1.23/1.82 | ns    |
|                                                                                                       |                                                                                     | XC6SLX75T  | 0.41/1.11   | 0.41/1.13 | 0.80/1.14 | N/A       | ns    |
|                                                                                                       |                                                                                     | XC6SLX100  | 0.39/1.12   | 0.39/1.23 | 0.39/1.28 | 1.13/1.94 | ns    |
|                                                                                                       |                                                                                     | XC6SLX100T | 0.39/1.12   | 0.39/1.23 | 0.39/1.28 | N/A       | ns    |
|                                                                                                       |                                                                                     | XC6SLX150  | 0.23/1.54   | 0.23/1.62 | 0.23/1.62 | 1.14/2.05 | ns    |
|                                                                                                       |                                                                                     | XC6SLX150T | 0.23/1.54   | 0.23/1.62 | 0.23/1.62 | N/A       | ns    |
|                                                                                                       |                                                                                     | XA6SLX4    | 0.73/1.18   | N/A       | 1.05/0.80 | N/A       | ns    |
|                                                                                                       |                                                                                     | XA6SLX9    | 0.73/1.18   | N/A       | 1.05/0.80 | N/A       | ns    |
|                                                                                                       |                                                                                     | XA6SLX16   | 0.90/1.20   | N/A       | 0.96/0.75 | N/A       | ns    |
|                                                                                                       |                                                                                     | XA6SLX25   | 0.70/0.81   | N/A       | 0.87/0.91 | N/A       | ns    |
|                                                                                                       |                                                                                     | XA6SLX25T  | 0.76/0.81   | N/A       | 1.03/0.91 | N/A       | ns    |
|                                                                                                       |                                                                                     | XA6SLX45   | 0.40/1.06   | N/A       | 0.64/1.20 | N/A       | ns    |
|                                                                                                       |                                                                                     | XA6SLX45T  | 0.40/1.06   | N/A       | 0.64/1.20 | N/A       | ns    |
|                                                                                                       |                                                                                     | XA6SLX75   | 0.41/1.24   | N/A       | 0.80/1.18 | N/A       | ns    |
|                                                                                                       |                                                                                     | XA6SLX75T  | 0.41/1.24   | N/A       | 0.80/1.18 | N/A       | ns    |
|                                                                                                       |                                                                                     | XA6SLX100  | N/A         | N/A       | 0.86/1.55 | N/A       | ns    |
|                                                                                                       |                                                                                     | XQ6SLX75   | N/A         | N/A       | 0.80/1.18 | 1.23/1.82 | ns    |
|                                                                                                       |                                                                                     | XQ6SLX75T  | 0.41/1.24   | N/A       | 0.80/1.18 | N/A       | ns    |
|                                                                                                       |                                                                                     | XQ6SLX150  | N/A         | N/A       | 0.28/1.57 | 1.14/2.05 | ns    |
|                                                                                                       |                                                                                     | XQ6SLX150T | 0.28/1.78   | N/A       | 0.28/1.57 | N/A       | ns    |

**Notes:**

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- Default delay uses IODELAY2 tap 0.
- IFF = Input Flip-Flop or Latch.

Table 73: Global Clock Setup and Hold With DCM in Source-Synchronous Mode

| Symbol                                                                                     | Description                                                             | Device     | Speed Grade |           |           |           | Units |
|--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------|------------|-------------|-----------|-----------|-----------|-------|
|                                                                                            |                                                                         |            | -3          | -3N       | -2        | -1L       |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVC MOS25 Standard.(1) |                                                                         |            |             |           |           |           |       |
| T <sub>PSDCM0</sub> / T <sub>PHDCM0</sub>                                                  | No Delay Global Clock and IFF(2)<br>with DCM in Source-Synchronous Mode | XC6SLX4    | 0.71/0.65   | N/A       | 0.72/1.22 | 1.58/1.18 | ns    |
|                                                                                            |                                                                         | XC6SLX9    | 0.71/0.69   | 0.71/1.19 | 0.72/1.36 | 1.58/1.18 | ns    |
|                                                                                            |                                                                         | XC6SLX16   | 0.86/0.52   | 0.92/0.57 | 1.04/0.60 | 1.02/1.06 | ns    |
|                                                                                            |                                                                         | XC6SLX25   | 0.84/0.58   | 0.90/0.59 | 1.01/0.59 | 1.58/1.07 | ns    |
|                                                                                            |                                                                         | XC6SLX25T  | 0.84/0.58   | 0.90/0.59 | 1.01/0.59 | N/A       | ns    |
|                                                                                            |                                                                         | XC6SLX45   | 0.85/0.70   | 0.90/0.76 | 0.98/0.79 | 1.34/1.34 | ns    |
|                                                                                            |                                                                         | XC6SLX45T  | 0.85/0.70   | 0.90/0.76 | 0.98/0.79 | N/A       | ns    |
|                                                                                            |                                                                         | XC6SLX75   | 1.00/0.62   | 1.06/0.63 | 1.15/0.63 | 1.65/1.46 | ns    |
|                                                                                            |                                                                         | XC6SLX75T  | 1.00/0.71   | 1.06/0.72 | 1.15/0.72 | N/A       | ns    |
|                                                                                            |                                                                         | XC6SLX100  | 0.81/0.68   | 0.81/0.69 | 0.94/0.69 | 1.42/2.07 | ns    |
|                                                                                            |                                                                         | XC6SLX100T | 0.81/0.68   | 0.81/0.69 | 0.94/0.69 | N/A       | ns    |
|                                                                                            |                                                                         | XC6SLX150  | 0.68/0.98   | 0.69/0.99 | 0.79/0.99 | 1.45/1.60 | ns    |
|                                                                                            |                                                                         | XC6SLX150T | 0.68/0.98   | 0.69/0.99 | 0.79/0.99 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX4    | 0.81/0.74   | N/A       | 0.72/1.36 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX9    | 0.81/0.74   | N/A       | 0.72/1.36 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX16   | 1.01/0.56   | N/A       | 1.04/0.60 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX25   | 0.94/0.76   | N/A       | 1.06/0.77 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX25T  | 0.94/0.76   | N/A       | 1.14/0.77 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX45   | 0.86/0.74   | N/A       | 0.98/0.78 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX45T  | 0.86/0.74   | N/A       | 0.98/0.78 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX75   | 1.02/0.71   | N/A       | 1.15/0.72 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX75T  | 1.02/0.71   | N/A       | 1.15/0.72 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX100  | N/A         | N/A       | 1.37/0.75 | N/A       | ns    |
|                                                                                            |                                                                         | XQ6SLX75   | N/A         | N/A       | 1.15/0.72 | 1.65/1.46 | ns    |
|                                                                                            |                                                                         | XQ6SLX75T  | 1.02/0.71   | N/A       | 1.15/0.72 | N/A       | ns    |
|                                                                                            |                                                                         | XQ6SLX150  | N/A         | N/A       | 0.79/1.15 | 1.45/1.60 | ns    |
|                                                                                            |                                                                         | XQ6SLX150T | 0.73/1.15   | N/A       | 0.79/1.15 | N/A       | ns    |

**Notes:**

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include DCM CLK0 jitter.
- IFF = Input Flip-Flop or Latch
- Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 75: Global Clock Setup and Hold With PLL in Source-Synchronous Mode

| Symbol                                                                                                 | Description                                                                      | Device     | Speed Grade |           |           |           | Units |
|--------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------|------------|-------------|-----------|-----------|-----------|-------|
|                                                                                                        |                                                                                  |            | -3          | -3N       | -2        | -1L       |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVC MOS25 Standard. <sup>(1)</sup> |                                                                                  |            |             |           |           |           |       |
| T <sub>PSPLL0</sub> / T <sub>PHPLL0</sub>                                                              | No Delay Global Clock and IFF <sup>(2)</sup> with PLL in Source-Synchronous Mode | XC6SLX4    | 0.47/1.08   | N/A       | 0.47/1.60 | 1.15/1.68 | ns    |
|                                                                                                        |                                                                                  | XC6SLX9    | 0.47/1.08   | 0.47/1.35 | 0.47/1.60 | 1.15/1.68 | ns    |
|                                                                                                        |                                                                                  | XC6SLX16   | 0.37/0.75   | 0.37/0.82 | 0.51/0.94 | 0.57/1.31 | ns    |
|                                                                                                        |                                                                                  | XC6SLX25   | 0.69/1.06   | 0.69/1.06 | 0.69/1.06 | 1.86/1.67 | ns    |
|                                                                                                        |                                                                                  | XC6SLX25T  | 0.69/1.06   | 0.69/1.06 | 0.69/1.06 | N/A       | ns    |
|                                                                                                        |                                                                                  | XC6SLX45   | 0.57/1.05   | 0.65/1.10 | 0.65/1.18 | 1.02/1.65 | ns    |
|                                                                                                        |                                                                                  | XC6SLX45T  | 0.57/1.06   | 0.65/1.10 | 0.65/1.18 | N/A       | ns    |
|                                                                                                        |                                                                                  | XC6SLX75   | 0.86/1.04   | 0.87/1.04 | 0.90/1.04 | 1.34/1.55 | ns    |
|                                                                                                        |                                                                                  | XC6SLX75T  | 0.86/1.04   | 0.87/1.04 | 0.90/1.04 | N/A       | ns    |
|                                                                                                        |                                                                                  | XC6SLX100  | 0.53/1.13   | 0.54/1.13 | 0.55/1.13 | 0.89/2.39 | ns    |
|                                                                                                        |                                                                                  | XC6SLX100T | 0.53/1.13   | 0.54/1.13 | 0.55/1.13 | N/A       | ns    |
|                                                                                                        |                                                                                  | XC6SLX150  | 0.50/1.31   | 0.51/1.31 | 0.52/1.31 | 1.02/1.72 | ns    |
|                                                                                                        |                                                                                  | XC6SLX150T | 0.50/1.31   | 0.51/1.31 | 0.52/1.31 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX4    | 0.71/0.93   | N/A       | 0.62/1.47 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX9    | 0.71/0.93   | N/A       | 0.62/1.47 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX16   | 0.92/0.69   | N/A       | 0.63/0.82 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX25   | 0.99/0.94   | N/A       | 0.96/0.94 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX25T  | 0.99/0.94   | N/A       | 1.04/0.94 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX45   | 0.63/1.02   | N/A       | 0.72/1.05 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX45T  | 0.63/1.02   | N/A       | 0.72/1.05 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX75   | 0.88/0.89   | N/A       | 1.02/0.89 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX75T  | 0.88/0.89   | N/A       | 1.02/0.89 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX100  | N/A         | N/A       | 1.25/0.96 | N/A       | ns    |
|                                                                                                        |                                                                                  | XQ6SLX75   | N/A         | N/A       | 1.02/0.89 | 1.34/1.55 | ns    |
|                                                                                                        |                                                                                  | XQ6SLX75T  | 0.88/0.89   | N/A       | 1.02/0.89 | N/A       | ns    |
|                                                                                                        |                                                                                  | XQ6SLX150  | N/A         | N/A       | 0.63/1.19 | 1.02/1.72 | ns    |
|                                                                                                        |                                                                                  | XQ6SLX150T | 0.60/1.19   | N/A       | 0.63/1.19 | N/A       | ns    |

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 79: Package Skew (Cont'd)

| Symbol               | Description                 | Device | Package <sup>(2)</sup> | Value | Units |
|----------------------|-----------------------------|--------|------------------------|-------|-------|
| T <sub>PKGSKEW</sub> | Package Skew <sup>(1)</sup> | LX45   | CSG324                 | 70    | ps    |
|                      |                             |        | CS(G)484               | 99    | ps    |
|                      |                             |        | FG(G)484               | 109   | ps    |
|                      |                             |        | FG(G)676               | 138   | ps    |
|                      |                             | LX45T  | CSG324                 | 75    | ps    |
|                      |                             |        | CS(G)484               | 100   | ps    |
|                      |                             |        | FG(G)484               | 95    | ps    |
|                      |                             | LX75   | CS(G)484               | 101   | ps    |
|                      |                             |        | FG(G)484               | 107   | ps    |
|                      |                             |        | FG(G)676               | 161   | ps    |
|                      |                             | LX75T  | CS(G)484               | 107   | ps    |
|                      |                             |        | FG(G)484               | 110   | ps    |
|                      |                             |        | FG(G)676               | 134   | ps    |
|                      |                             | LX100  | CS(G)484               | 95    | ps    |
|                      |                             |        | FG(G)484               | 155   | ps    |
|                      |                             |        | FG(G)676               | 144   | ps    |
|                      |                             | LX100T | CS(G)484               | 88    | ps    |
|                      |                             |        | FG(G)484               | 111   | ps    |
|                      |                             |        | FG(G)676               | 147   | ps    |
|                      |                             |        | FG(G)900               | 134   | ps    |
|                      |                             | LX150  | CS(G)484               | 84    | ps    |
|                      |                             |        | FG(G)484               | 103   | ps    |
|                      |                             |        | FG(G)676               | 115   | ps    |
|                      |                             |        | FG(G)900               | 121   | ps    |
|                      |                             | LX150T | CS(G)484               | 83    | ps    |
|                      |                             |        | FG(G)484               | 88    | ps    |
|                      |                             |        | FG(G)676               | 141   | ps    |
|                      |                             |        | FG(G)900               | 120   | ps    |

**Notes:**

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from Pad to Ball.
- Some of the devices are available in both Pb and Pb-free (additional G) packages as standard ordering options. See [DS160: Spartan-6 Family Overview](#) for more information.

Table 80: Sample Window

| Symbol                   | Description                                                 | Device <sup>(1)</sup> | Speed Grade |     |     |     | Units |
|--------------------------|-------------------------------------------------------------|-----------------------|-------------|-----|-----|-----|-------|
|                          |                                                             |                       | -3          | -3N | -2  | -1L |       |
| T <sub>SAMP</sub>        | Sampling Error at Receiver Pins <sup>(2)</sup>              | All                   | 510         | 510 | 530 | 740 | ps    |
| T <sub>SAMP_BUFIO2</sub> | Sampling Error at Receiver Pins using BUFIO2 <sup>(3)</sup> | All                   | 430         | 430 | 450 | 590 | ps    |

**Notes:**

- LXT devices are not available with a -1L speed grade.
- This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the DCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLK0 DCM jitter
  - DCM accuracy (phase offset)
  - DCM phase shift resolution
These measurements do not include package or clock tree skew.
- This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIO2 clock network and IODELAY2 to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

| Date     | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|----------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 06/14/10 | 1.5     | <p>In <a href="#">Table 2</a>, added note 5 and added temperature range to <math>V_{FS}</math> and <math>R_{FUSE}</math>. Removed speed grade delineation, revised <math>I_{RPD}</math> description, and updated note 2 in <a href="#">Table 4</a>. Added note 2 to <a href="#">Table 7</a>. Added <math>DIFF\_MOBILE\_DDR</math> to <a href="#">Table 8</a> and <a href="#">Table 10</a>. Added note 4 to <a href="#">Table 15</a>. Changed minimum <math>DV_{PPIN}</math> in <a href="#">Table 16</a>. Updated <math>F_{GTPDRCLK}</math> in <a href="#">Table 19</a>. Increased maximum <math>T_{LLSKEW}</math> in <a href="#">Table 22</a>. Updated descriptions and added data to <a href="#">Table 23</a>. Removed note 1 and added new data to the Networking Applications section in <a href="#">Table 25</a>. Updated <a href="#">Table 26</a> and <a href="#">Table 27</a> to the data in ISE v12.1 software with speed specification v1.08. In <a href="#">Table 28</a>, added <math>DIFF\_MOBILE\_DDR</math> and updated -4 speed grade data. Updated the maximum I/O pairs per bank in <a href="#">Table 33</a>. Updated note 2 on <a href="#">Table 39</a>. Revised the <math>F_{MAX}</math> in <a href="#">Table 44</a>. In <a href="#">Table 47</a>, updated description for <math>T_{SMCKCSO}</math>, revised values for <math>T_{POR}</math> and added Min value, added <math>T_{BPIICCK}</math> and <math>T_{SPIICCK}</math>. Also in <a href="#">Table 47</a>, added device dependencies to <math>F_{SMCKCK}</math> and <math>F_{RBCKCK}</math>. Updated and added data to <a href="#">Table 63</a> through <a href="#">Table 78</a>, and <a href="#">Table 81</a>. In <a href="#">Table 79</a>, added data on the XC6SLX45-FG(G)676 and revised the XC6SLX45T and XC6SLX150T values.</p> <p>The following changes to this specification are addressed in the product change notice <a href="#">XC6SLX45-FG(G)676</a>, <a href="#">MCB Performance and JTAG Revision Code for Spartan-6 LX16 and LX45 FPGAs</a>. In <a href="#">Table 2</a>, revised the <math>V_{CCINT}</math> to add the memory controller block extended performance specifications. In <a href="#">Table 25</a>, changed the standard specifications and added extended performance specifications for the memory controller block and note 2. Added note 4 and updated values in <a href="#">Table 34</a>.</p> |
| 06/24/10 | 1.6     | <p>Production release of XC6SLX45T (-2 and -3 speed grades), XC6SLX16 and XC6SLX45 (-3 speed grade) devices which includes changes to <a href="#">Table 26</a> and <a href="#">Table 27</a> (ISE v12.1 software with speed specification v1.08).</p> <p>Added the -3N speed grade, which designates Spartan-6 devices that do not support MCB functionality. This includes changes to <a href="#">Table 2</a> (note 2), <a href="#">Table 25</a> (note 4), and <a href="#">Switching Characteristics</a> (<a href="#">Table 26</a>).</p> <p>Updated <a href="#">Simultaneously Switching Outputs</a> discussion. Added -3 speed grade values for <math>T_{TAP}</math> and <math>F_{MINCAL}</math> values in <a href="#">Table 39</a>. In <a href="#">Table 40</a>, updated <math>T_{RPW}</math> (-2 and -3 speed grade) values and <math>F_{TOG}</math> (-3 speed grade) values. In <a href="#">Table 48</a>, updated <math>T_{GIO}</math> (-2 and -3 speed grade) values. Updated -3 values in spread spectrum section of <a href="#">Table 57</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 07/16/10 | 1.7     | <p>Production release of specific devices listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v12.2 software with speed specification v1.11. Added note 4 advising designers of the patch which contains v1.11. Also updated the -1L speed specification to v1.04. Updated numerous -4 and -1L values. Added -4 <math>T_{TAP}</math> values and <math>F_{MINCAL}</math> to <a href="#">Table 39</a>. Revised <math>T_{CINCK}/T_{CKCIN}</math> in <a href="#">Table 40</a>. In <a href="#">Table 41</a>, revised <math>T_{SHCKO}</math>. In <a href="#">Table 42</a>, revised <math>T_{REQ}</math>. Added new -1L values to <a href="#">Table 47</a>. Added and updated values in <a href="#">Table 79</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 07/26/10 | 1.8     | <p>Production release of XC6SLX25, XC6SLX25T, XC6SLX100 and XC6SLX100T in the specific speed grades listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v12.2 software with speed specification v1.11. Added note 7 to <a href="#">Table 2</a> and moved <math>V_{FS}</math> and <math>R_{FUSE}</math> to a new <a href="#">Table 3</a>. Added <math>I_{HS}</math> and note 4 to <a href="#">Table 4</a>. Added note 1 to <a href="#">Table 28</a>. Added and updated SSO limits per <math>V_{CCO}/GND</math> pairs in <a href="#">Table 34</a>. Added note 3 to <a href="#">Table 47</a>. In <a href="#">Table 54</a>, removed -1L specifications for <math>CLKOUT\_PER\_JITT\_DV1/2</math> and revised <math>CLKIN\_CLKFB\_PHASE</math> and <math>CLKOUT\_PHASE\_DLL</math> values. Updated note 3 in both <a href="#">Table 56</a> and <a href="#">Table 57</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 08/23/10 | 1.9     | <p>Updated values for <math>F_{GTPRANGE1}</math>, <math>F_{GTPRANGE2}</math>, and <math>F_{GPLLMIN}</math> in <a href="#">Table 18</a>. Revised -3 and -4 values in <a href="#">Table 21</a>. Removed the -1L speed grade readback support restriction and note 3 in <a href="#">Table 47</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 11/05/10 | 1.10    | <p>Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v12.3 software with speed specification v1.12 for the -2 speed grade available in the 12.3 <i>Speed Files Patch</i>. Added note 3 advising designers of the patch which contains v1.12.</p> <p>In <a href="#">Table 2</a>, added note 4. In <a href="#">Table 4</a>, added note 2. In <a href="#">Table 10</a>, added notes 2 and 3. In <a href="#">Table 44</a>, added note 2. In <a href="#">Table 47</a>, updated symbol for <math>T_{SMWCKCK}/T_{SMCKCKW}</math>, changed -1L values for <math>T_{USERCCLKH}</math> and <math>T_{USERCCLKL}</math>, and added and revised the modes for <math>F_{MCKCK}</math> and <math>F_{SMCKCK}</math>. In <a href="#">Table 53</a>, redefined and expanded description for <math>CLKIN\_FREQ\_DLL</math> and rewrote note 3. Updated title of <a href="#">Table 58</a>. Also in <a href="#">Table 78</a>, revised <math>T_{DCD\_CLK}</math> for XC6SLX150 and XC6SLX150T. Changed description of <math>T_{PSFD}/T_{PHFD}</math> in <a href="#">Table 71</a>.</p> <p>For the -1L speed grade, updated data sheet to ISE 12.3 software with speed specification v1.05 which revised the values in the following tables: <a href="#">Table 25</a>, <a href="#">Table 28</a>, <a href="#">Table 35</a>, <a href="#">Table 36</a>, <a href="#">Table 37</a>, <a href="#">Table 40</a> through <a href="#">Table 43</a>, <a href="#">Table 48</a> through <a href="#">Table 56</a>, <a href="#">Table 62</a> through <a href="#">Table 78</a>, <a href="#">Table 80</a>, and <a href="#">Table 81</a>. Updated <a href="#">Notice of Disclaimer</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |