




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                               |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                        |
| Number of LABs/CLBs            | 7911                                                                                                                                          |
| Number of Logic Elements/Cells | 101261                                                                                                                                        |
| Total RAM Bits                 | 4939776                                                                                                                                       |
| Number of I/O                  | 296                                                                                                                                           |
| Number of Gates                | -                                                                                                                                             |
| Voltage - Supply               | 1.14V ~ 1.26V                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                 |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                            |
| Package / Case                 | 484-BBGA                                                                                                                                      |
| Supplier Device Package        | 484-FBGA (23x23)                                                                                                                              |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc6slx100t-n3fg484i">https://www.e-xfl.com/product-detail/xilinx/xc6slx100t-n3fg484i</a> |

Table 3: eFUSE Programming Conditions<sup>(1)</sup>

| Symbol           | Description                                  | Min  | Typ  | Max  | Units              |
|------------------|----------------------------------------------|------|------|------|--------------------|
| $V_{FS}^{(2)}$   | External voltage supply                      | 3.2  | 3.3  | 3.4  | V                  |
| $I_{FS}$         | $V_{FS}$ supply current                      | –    | –    | 40   | mA                 |
| $V_{CCAUX}$      | Auxiliary supply voltage relative to GND     | 3.2  | 3.3  | 3.45 | V                  |
| $R_{FUSE}^{(3)}$ | External resistor from $R_{FUSE}$ pin to GND | 1129 | 1140 | 1151 | $\Omega$           |
| $V_{CCINT}$      | Internal supply voltage relative to GND      | 1.14 | 1.2  | 1.26 | V                  |
| $t_j$            | Temperature range                            | 15   | –    | 85   | $^{\circ}\text{C}$ |

**Notes:**

1. These specifications apply during programming of the eFUSE AES key. Programming is only supported through JTAG. The AES key is only supported in the following devices: LX75, LX75T, LX100, LX100T, LX150, and LX150T.
2. When programming eFUSE,  $V_{FS}$  must be less than or equal to  $V_{CCAUX}$ . When not programming or when eFUSE is not used, Xilinx recommends connecting  $V_{FS}$  to GND. However,  $V_{FS}$  can be between GND and 3.45 V.
3. An  $R_{FUSE}$  resistor is required when programming the eFUSE AES key. When not programming or when eFUSE is not used, Xilinx recommends connecting the  $R_{FUSE}$  pin to  $V_{CCAUX}$  or GND. However,  $R_{FUSE}$  can be unconnected.

## eFUSE Read Endurance

Table 11 lists the minimum guaranteed number of read cycle operations for Device DNA and for the AES eFUSE key. For more information, see [UG380: Spartan-6 FPGA Configuration User Guide](#).

Table 11: eFUSE Read Endurance

| Symbol     | Description                                                                                                 | Speed Grade |     |    |     | Units (Min) |
|------------|-------------------------------------------------------------------------------------------------------------|-------------|-----|----|-----|-------------|
|            |                                                                                                             | -3          | -3N | -2 | -1L |             |
| DNA_CYCLES | Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations. | 30,000,000  |     |    |     | Read Cycles |
| AES_CYCLES | Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations.               | 30,000,000  |     |    |     | Read Cycles |

## GTP Transceiver Specifications

GTP transceivers are available in the Spartan-6 LXT devices. See [DS160: Spartan-6 Family Overview](#) for more information.

### GTP Transceiver DC Characteristics

Table 12: Absolute Maximum Ratings for GTP Transceivers<sup>(1)</sup>

| Symbol                 | Description                                                                                            | Min  | Max  | Units |
|------------------------|--------------------------------------------------------------------------------------------------------|------|------|-------|
| MGTAVCC                | Analog supply voltage for the GTP transmitter and receiver circuits relative to GND                    | -0.5 | 1.32 | V     |
| MGTAVTTTX              | Analog supply voltage for the GTP transmitter termination circuit relative to GND                      | -0.5 | 1.32 | V     |
| MGTAVTTRX              | Analog supply voltage for the GTP receiver termination circuit relative to GND                         | -0.5 | 1.32 | V     |
| MGTAVCCPLL             | Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND                | -0.5 | 1.32 | V     |
| MGTAVTTRCAL            | Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom) | -0.5 | 1.32 | V     |
| V <sub>IN</sub>        | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage                                    | -0.5 | 1.32 | V     |
| V <sub>MGTREFCLK</sub> | Reference clock absolute input voltage                                                                 | -0.5 | 1.32 | V     |

#### Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 13: Recommended Operating Conditions for GTP Transceivers<sup>(1)(2)(3)</sup>

| Symbol      | Description                                                                                            | Min  | Typ  | Max  | Units |
|-------------|--------------------------------------------------------------------------------------------------------|------|------|------|-------|
| MGTAVCC     | Analog supply voltage for the GTP transmitter and receiver circuits relative to GND                    | 1.14 | 1.20 | 1.26 | V     |
| MGTAVTTTX   | Analog supply voltage for the GTP transmitter termination circuit relative to GND                      | 1.14 | 1.20 | 1.26 | V     |
| MGTAVTTRX   | Analog supply voltage for the GTP receiver termination circuit relative to GND                         | 1.14 | 1.20 | 1.26 | V     |
| MGTAVCCPLL  | Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND                | 1.14 | 1.20 | 1.26 | V     |
| MGTAVTTRCAL | Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom) | 1.14 | 1.20 | 1.26 | V     |

#### Notes:

- Each voltage listed requires the filter circuit described in [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#).
- Voltages are specified for the temperature range of T<sub>j</sub> = -40°C to +125°C.
- The voltage level of MGTAVCCPLL must not exceed the voltage level of MGTAVCC +10mV. The voltage level of MGTAVCC must not exceed the voltage level of MGTAVCCPLL.

## GTP Transceiver DC Input and Output Levels

Table 16 summarizes the DC output specifications of the GTP transceivers in Spartan-6 FPGAs. Figure 1 shows the single-ended output voltage swing. Figure 2 shows the peak-to-peak differential output voltage.

Consult [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) for further details.

Table 16: GTP Transceiver DC Specifications

| Symbol        | DC Parameter                                              | Conditions                                         | Min                       | Typ              | Max       | Units    |
|---------------|-----------------------------------------------------------|----------------------------------------------------|---------------------------|------------------|-----------|----------|
| $DV_{PPIN}$   | Differential peak-to-peak input voltage                   | External AC coupled                                | 140                       | –                | 2000      | mV       |
| $V_{IN}$      | Absolute input voltage                                    | DC coupled<br>MGTAVTTRX = 1.2V                     | –400                      | –                | MGTAVTTRX | mV       |
| $V_{CMIN}$    | Common mode input voltage                                 | DC coupled<br>MGTAVTTRX = 1.2V                     | –                         | 3/4<br>MGTAVTTRX | –         | mV       |
| $DV_{PPOUT}$  | Differential peak-to-peak output voltage <sup>(1)</sup>   | Transmitter output swing is set to maximum setting | –                         | –                | 1000      | mV       |
| $V_{SEOUT}$   | Single-ended output voltage swing <sup>(1)</sup>          |                                                    | –                         | –                | 500       | mV       |
| $V_{CMOUTDC}$ | Common mode output voltage                                | Equation based                                     | $MGTAVTTTX - V_{SEOUT}/2$ |                  |           | mV       |
| $R_{IN}$      | Differential input resistance                             |                                                    | 80                        | 100              | 130       | $\Omega$ |
| $R_{OUT}$     | Differential output resistance                            |                                                    | 80                        | 100              | 130       | $\Omega$ |
| $T_{OSKEW}$   | Transmitter output skew                                   |                                                    | –                         | –                | 15        | ps       |
| $C_{EXT}$     | Recommended external AC coupling capacitor <sup>(2)</sup> |                                                    | 75                        | 100              | 200       | nF       |

### Notes:

- The output swing and preemphasis levels are programmable using the attributes discussed in [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) and can result in values lower than reported in this table.
- Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

Table 17 summarizes the DC specifications of the clock input of the GTP transceiver. Consult [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) for further details.

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices<sup>(1)</sup> (Cont'd)

| I/O Standard                    | T <sub>IOPI</sub> |      | T <sub>IOOP</sub> |      | T <sub>IOTP</sub> |      | Units |
|---------------------------------|-------------------|------|-------------------|------|-------------------|------|-------|
|                                 | Speed Grade       |      | Speed Grade       |      | Speed Grade       |      |       |
|                                 | -3                | -2   | -3                | -2   | -3                | -2   |       |
| LVC MOS15, QUIETIO, 2 mA        | 1.05              | 1.23 | 5.63              | 5.83 | 5.63              | 5.83 | ns    |
| LVC MOS15, QUIETIO, 4 mA        | 1.05              | 1.23 | 4.75              | 4.95 | 4.75              | 4.95 | ns    |
| LVC MOS15, QUIETIO, 6 mA        | 1.05              | 1.23 | 4.21              | 4.41 | 4.21              | 4.41 | ns    |
| LVC MOS15, QUIETIO, 8 mA        | 1.05              | 1.23 | 4.05              | 4.25 | 4.05              | 4.25 | ns    |
| LVC MOS15, QUIETIO, 12 mA       | 1.05              | 1.23 | 3.74              | 3.94 | 3.74              | 3.94 | ns    |
| LVC MOS15, QUIETIO, 16 mA       | 1.05              | 1.23 | 3.52              | 3.72 | 3.52              | 3.72 | ns    |
| LVC MOS15, Slow, 2 mA           | 1.05              | 1.23 | 4.32              | 4.52 | 4.32              | 4.52 | ns    |
| LVC MOS15, Slow, 4 mA           | 1.05              | 1.23 | 3.58              | 3.78 | 3.58              | 3.78 | ns    |
| LVC MOS15, Slow, 6 mA           | 1.05              | 1.23 | 2.45              | 2.65 | 2.45              | 2.65 | ns    |
| LVC MOS15, Slow, 8 mA           | 1.05              | 1.23 | 2.46              | 2.66 | 2.46              | 2.66 | ns    |
| LVC MOS15, Slow, 12 mA          | 1.05              | 1.23 | 2.17              | 2.37 | 2.17              | 2.37 | ns    |
| LVC MOS15, Slow, 16 mA          | 1.05              | 1.23 | 2.15              | 2.35 | 2.15              | 2.35 | ns    |
| LVC MOS15, Fast, 2 mA           | 1.05              | 1.23 | 3.43              | 3.63 | 3.43              | 3.63 | ns    |
| LVC MOS15, Fast, 4 mA           | 1.05              | 1.23 | 2.42              | 2.62 | 2.42              | 2.62 | ns    |
| LVC MOS15, Fast, 6 mA           | 1.05              | 1.23 | 1.92              | 2.12 | 1.92              | 2.12 | ns    |
| LVC MOS15, Fast, 8 mA           | 1.05              | 1.23 | 1.87              | 2.07 | 1.87              | 2.07 | ns    |
| LVC MOS15, Fast, 12 mA          | 1.05              | 1.23 | 1.87              | 2.07 | 1.87              | 2.07 | ns    |
| LVC MOS15, Fast, 16 mA          | 1.05              | 1.23 | 1.87              | 2.07 | 1.87              | 2.07 | ns    |
| LVC MOS15_JEDEC, QUIETIO, 2 mA  | 1.10              | 1.28 | 5.64              | 5.84 | 5.64              | 5.84 | ns    |
| LVC MOS15_JEDEC, QUIETIO, 4 mA  | 1.10              | 1.28 | 4.75              | 4.95 | 4.75              | 4.95 | ns    |
| LVC MOS15_JEDEC, QUIETIO, 6 mA  | 1.10              | 1.28 | 4.21              | 4.41 | 4.21              | 4.41 | ns    |
| LVC MOS15_JEDEC, QUIETIO, 8 mA  | 1.10              | 1.28 | 4.06              | 4.26 | 4.06              | 4.26 | ns    |
| LVC MOS15_JEDEC, QUIETIO, 12 mA | 1.10              | 1.28 | 3.75              | 3.95 | 3.75              | 3.95 | ns    |
| LVC MOS15_JEDEC, QUIETIO, 16 mA | 1.10              | 1.28 | 3.53              | 3.73 | 3.53              | 3.73 | ns    |
| LVC MOS15_JEDEC, Slow, 2 mA     | 1.10              | 1.28 | 4.32              | 4.52 | 4.32              | 4.52 | ns    |
| LVC MOS15_JEDEC, Slow, 4 mA     | 1.10              | 1.28 | 3.56              | 3.76 | 3.56              | 3.76 | ns    |
| LVC MOS15_JEDEC, Slow, 6 mA     | 1.10              | 1.28 | 2.44              | 2.64 | 2.44              | 2.64 | ns    |
| LVC MOS15_JEDEC, Slow, 8 mA     | 1.10              | 1.28 | 2.47              | 2.67 | 2.47              | 2.67 | ns    |
| LVC MOS15_JEDEC, Slow, 12 mA    | 1.10              | 1.28 | 2.15              | 2.35 | 2.15              | 2.35 | ns    |
| LVC MOS15_JEDEC, Slow, 16 mA    | 1.10              | 1.28 | 2.15              | 2.35 | 2.15              | 2.35 | ns    |
| LVC MOS15_JEDEC, Fast, 2 mA     | 1.10              | 1.28 | 3.43              | 3.63 | 3.43              | 3.63 | ns    |
| LVC MOS15_JEDEC, Fast, 4 mA     | 1.10              | 1.28 | 2.42              | 2.62 | 2.42              | 2.62 | ns    |
| LVC MOS15_JEDEC, Fast, 6 mA     | 1.10              | 1.28 | 1.92              | 2.12 | 1.92              | 2.12 | ns    |
| LVC MOS15_JEDEC, Fast, 8 mA     | 1.10              | 1.28 | 1.87              | 2.07 | 1.87              | 2.07 | ns    |
| LVC MOS15_JEDEC, Fast, 12 mA    | 1.10              | 1.28 | 1.87              | 2.07 | 1.87              | 2.07 | ns    |
| LVC MOS15_JEDEC, Fast, 16 mA    | 1.10              | 1.28 | 1.87              | 2.07 | 1.87              | 2.07 | ns    |
| LVC MOS12, QUIETIO, 2 mA        | 0.98              | 1.16 | 6.54              | 6.74 | 6.54              | 6.74 | ns    |
| LVC MOS12, QUIETIO, 4 mA        | 0.98              | 1.16 | 5.12              | 5.32 | 5.12              | 5.32 | ns    |

## I/O Standard Measurement Methodology

### Input Delay Measurements

Table 31 shows the test setup parameters used for measuring input delay.

Table 31: Input Delay Measurement Methodology

| Description                                                      | I/O Standard Attribute     | $V_L^{(1)}$           | $V_H^{(1)}$      | $V_{MEAS}^{(3)(4)}$ | $V_{REF}^{(2)(4)}$ |
|------------------------------------------------------------------|----------------------------|-----------------------|------------------|---------------------|--------------------|
| LVTTTL (Low-Voltage Transistor-Transistor Logic)                 | LVTTTL                     | 0                     | 3.0              | 1.4                 | —                  |
| LVC MOS (Low-Voltage CMOS), 3.3V                                 | LVC MOS33                  | 0                     | 3.3              | 1.65                | —                  |
| LVC MOS, 2.5V                                                    | LVC MOS25                  | 0                     | 2.5              | 1.25                | —                  |
| LVC MOS, 1.8V                                                    | LVC MOS18                  | 0                     | 1.8              | 0.9                 | —                  |
| LVC MOS, 1.5V                                                    | LVC MOS15                  | 0                     | 1.5              | 0.75                | —                  |
| LVC MOS, 1.2V                                                    | LVC MOS12                  | 0                     | 1.2              | 0.6                 | —                  |
| PCI (Peripheral Component Interface), 33 MHz and 66 MHz, 3.3V    | PCI33_3, PCI66_3           | Per PCI Specification |                  |                     | —                  |
| HSTL (High-Speed Transceiver Logic), Class I & II                | HSTL_I, HSTL_II            | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 0.75               |
| HSTL, Class III                                                  | HSTL_III                   | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 0.90               |
| HSTL, Class I & II, 1.8V                                         | HSTL_I_18, HSTL_II_18      | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 0.90               |
| HSTL, Class III 1.8V                                             | HSTL_III_18                | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 1.1                |
| SSTL (Stub Terminated Transceiver Logic), Class I & II, 3.3V     | SSTL3_I, SSTL3_II          | $V_{REF} - 0.75$      | $V_{REF} + 0.75$ | $V_{REF}$           | 1.5                |
| SSTL, Class I & II, 2.5V                                         | SSTL2_I, SSTL2_II          | $V_{REF} - 0.75$      | $V_{REF} + 0.75$ | $V_{REF}$           | 1.25               |
| SSTL, Class I & II, 1.8V                                         | SSTL18_I, SSTL18_II        | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 0.90               |
| SSTL, Class II, 1.5V                                             | SSTL15_II                  | $V_{REF} - 0.2$       | $V_{REF} + 0.2$  | $V_{REF}$           | 0.75               |
| LVDS (Low-Voltage Differential Signaling), 2.5V & 3.3V           | LVDS_25, LVDS_33           | $1.25 - 0.125$        | $1.25 + 0.125$   | 0 <sup>(5)</sup>    | —                  |
| LVPECL (Low-Voltage Positive Emitter-Coupled Logic), 2.5V & 3.3V | LVPECL_25, LVPECL_33       | $1.2 - 0.3$           | $1.2 + 0.3$      | 0 <sup>(5)</sup>    | —                  |
| BLVDS (Bus LVDS), 2.5V                                           | BLVDS_25                   | $1.3 - 0.125$         | $1.3 + 0.125$    | 0 <sup>(5)</sup>    | —                  |
| Mini-LVDS, 2.5V & 3.3V                                           | MINI_LVDS_25, MINI_LVDS_33 | $1.2 - 0.125$         | $1.2 + 0.125$    | 0 <sup>(5)</sup>    | —                  |
| RS DS (Reduced Swing Differential Signaling), 2.5V & 3.3V        | RS DS_25, RS DS_33         | $1.2 - 0.1$           | $1.2 + 0.1$      | 0 <sup>(5)</sup>    | —                  |
| TMDS (Transition Minimized Differential Signaling), 3.3V         | TMDS_33                    | $3.0 - 0.1$           | $3.0 + 0.1$      | 0 <sup>(5)</sup>    | —                  |
| PPDS (Point-to-Point Differential Signaling), 2.5V & 3.3V        | PPDS_25, PPDS_33           | $1.25 - 0.1$          | $1.25 + 0.1$     | 0 <sup>(5)</sup>    | —                  |

#### Notes:

1. Input waveform switches between  $V_L$  and  $V_H$ .
2. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst case of these measurements.  $V_{REF}$  values listed are typical.
3. Input voltage level from which measurement starts.
4. This is an input voltage reference that bears no relation to the  $V_{REF}$  /  $V_{MEAS}$  parameters found in IBIS models and/or noted in Figure 4.
5. The value given is the differential input voltage.

Table 34: SSO Limit per V<sub>CCO</sub>/GND Pair (Cont'd)

| V <sub>CCO</sub> | I/O Standard                   | Drive | Slew    | SSO Limit per V <sub>CCO</sub> /GND Pair                       |          |                                                                       |              |    |
|------------------|--------------------------------|-------|---------|----------------------------------------------------------------|----------|-----------------------------------------------------------------------|--------------|----|
|                  |                                |       |         | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 |          | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 |              |    |
|                  |                                |       |         | Bank 0/2                                                       | Bank 1/3 | Bank 0/2                                                              | Bank 1/3/4/5 |    |
| 1.8V             | LVCMOS18, LVCMOS18_JEDEC       | 2     | Fast    | 39                                                             | 46       | 39                                                                    | 47           |    |
|                  |                                |       | Slow    | 65                                                             | 75       | 65                                                                    | 74           |    |
|                  |                                |       | QuietIO | 80                                                             | 80       | 80                                                                    | 85           |    |
|                  |                                | 4     | Fast    | 22                                                             | 25       | 22                                                                    | 25           |    |
|                  |                                |       | Slow    | 38                                                             | 36       | 38                                                                    | 29           |    |
|                  |                                |       | QuietIO | 45                                                             | 40       | 45                                                                    | 35           |    |
|                  |                                | 6     | Fast    | 16                                                             | 18       | 16                                                                    | 17           |    |
|                  |                                |       | Slow    | 27                                                             | 25       | 27                                                                    | 19           |    |
|                  |                                |       | QuietIO | 30                                                             | 28       | 30                                                                    | 23           |    |
|                  |                                | 8     | Fast    | 13                                                             | 15       | 13                                                                    | 14           |    |
|                  |                                |       | Slow    | 16                                                             | 18       | 16                                                                    | 16           |    |
|                  |                                |       | QuietIO | 25                                                             | 22       | 25                                                                    | 18           |    |
|                  |                                | 12    | Fast    | 5                                                              | 7        | 5                                                                     | 5            |    |
|                  |                                |       | Slow    | 7                                                              | 8        | 7                                                                     | 6            |    |
|                  |                                |       | QuietIO | 11                                                             | 10       | 11                                                                    | 8            |    |
|                  |                                | 16    | Fast    | 4                                                              | 5        | 4                                                                     | 4            |    |
|                  |                                |       | Slow    | 7                                                              | 8        | 7                                                                     | 5            |    |
|                  |                                |       | QuietIO | 11                                                             | 10       | 11                                                                    | 8            |    |
|                  |                                | 24    | Fast    | N/A                                                            | 5        | N/A                                                                   | 3            |    |
|                  |                                |       | Slow    | N/A                                                            | 8        | N/A                                                                   | 8            |    |
|                  |                                |       | QuietIO | N/A                                                            | 10       | N/A                                                                   | 8            |    |
|                  | HSTL_I_18                      |       |         |                                                                | 9        | 10                                                                    | 9            | 9  |
|                  | HSTL_II_18                     |       |         |                                                                | N/A      | 5                                                                     | N/A          | 6  |
|                  | HSTL_III_18                    |       |         |                                                                | 9        | 10                                                                    | 9            | 11 |
|                  | DIFF_HSTL_I_18                 |       |         |                                                                | 27       | 30                                                                    | 27           | 27 |
|                  | DIFF_HSTL_II_18                |       |         |                                                                | N/A      | 15                                                                    | N/A          | 18 |
|                  | DIFF_HSTL_III_18               |       |         |                                                                | 27       | 30                                                                    | 27           | 33 |
|                  | MOBILE_DDR <sup>(3)</sup>      |       |         |                                                                | 12       | 14                                                                    | 12           | 14 |
|                  | DIFF_MOBILE_DDR <sup>(3)</sup> |       |         |                                                                | 36       | 42                                                                    | 36           | 42 |
|                  | SSTL_18_I <sup>(3)</sup>       |       |         |                                                                | 9        | 10                                                                    | 9            | 10 |
|                  | SSTL_18_II <sup>(3)</sup>      |       |         |                                                                | N/A      | 5                                                                     | N/A          | 4  |
|                  | DIFF_SSTL_18_I <sup>(3)</sup>  |       |         |                                                                | 27       | 30                                                                    | 27           | 30 |
|                  | DIFF_SSTL_18_II <sup>(3)</sup> |       |         |                                                                | N/A      | 15                                                                    | N/A          | 12 |

Table 34: SSO Limit per  $V_{CCO}/GND$  Pair (Cont'd)

| V <sub>CCO</sub> | I/O Standard   | Drive | Slew    | SSO Limit per V <sub>CCO</sub> /GND Pair                       |          |                                                                       |              |    |
|------------------|----------------|-------|---------|----------------------------------------------------------------|----------|-----------------------------------------------------------------------|--------------|----|
|                  |                |       |         | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 |          | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 |              |    |
|                  |                |       |         | Bank 0/2                                                       | Bank 1/3 | Bank 0/2                                                              | Bank 1/3/4/5 |    |
| 3.3V             | LVTTTL         | 2     | Fast    | 53                                                             | 65       | 53                                                                    | 62           |    |
|                  |                |       | Slow    | 70                                                             | 80       | 70                                                                    | 73           |    |
|                  |                |       | QuietIO | 79                                                             | 89       | 79                                                                    | 91           |    |
|                  |                | 4     | Fast    | 23                                                             | 30       | 23                                                                    | 27           |    |
|                  |                |       | Slow    | 34                                                             | 41       | 34                                                                    | 37           |    |
|                  |                |       | QuietIO | 44                                                             | 49       | 44                                                                    | 46           |    |
|                  |                | 6     | Fast    | 16                                                             | 21       | 16                                                                    | 20           |    |
|                  |                |       | Slow    | 21                                                             | 28       | 21                                                                    | 25           |    |
|                  |                |       | QuietIO | 34                                                             | 39       | 34                                                                    | 34           |    |
|                  |                | 8     | Fast    | 12                                                             | 16       | 12                                                                    | 15           |    |
|                  |                |       | Slow    | 16                                                             | 22       | 16                                                                    | 19           |    |
|                  |                |       | QuietIO | 27                                                             | 28       | 27                                                                    | 24           |    |
|                  |                | 12    | Fast    | 1                                                              | 3        | 1                                                                     | 1            |    |
|                  |                |       | Slow    | 2                                                              | 5        | 2                                                                     | 4            |    |
|                  |                |       | QuietIO | 2                                                              | 10       | 2                                                                     | 8            |    |
|                  |                | 16    | Fast    | 1                                                              | 3        | 1                                                                     | 1            |    |
|                  |                |       | Slow    | 1                                                              | 7        | 1                                                                     | 2            |    |
|                  |                |       | QuietIO | 3                                                              | 11       | 3                                                                     | 8            |    |
|                  |                | 24    | Fast    | 1                                                              | 2        | 1                                                                     | 1            |    |
|                  |                |       | Slow    | 2                                                              | 5        | 2                                                                     | 2            |    |
|                  |                |       | QuietIO | 8                                                              | 9        | 8                                                                     | 8            |    |
|                  | PCI33_3        |       |         |                                                                | 18       | 19                                                                    | 18           | 19 |
|                  | PCI66_3        |       |         |                                                                | 18       | 19                                                                    | 18           | 19 |
|                  | SSTL_3_I       |       |         |                                                                | 5        | 8                                                                     | 5            | 8  |
|                  | SSTL_3_II      |       |         |                                                                | 3        | 5                                                                     | 3            | 3  |
|                  | DIFF_SSTL_3_I  |       |         |                                                                | 15       | 24                                                                    | 15           | 24 |
|                  | DIFF_SSTL_3_II |       |         |                                                                | 9        | 15                                                                    | 9            | 9  |
|                  | SDIO           |       |         |                                                                | 17       | 18                                                                    | 17           | 15 |



## DSP48A1 Switching Characteristics

Table 44: DSP48A1 Switching Characteristics

| Symbol                                                                         | Description                                                     | Pre-adder | Multiplier | Post-adder | Speed Grade    |                |                |                 | Units |
|--------------------------------------------------------------------------------|-----------------------------------------------------------------|-----------|------------|------------|----------------|----------------|----------------|-----------------|-------|
|                                                                                |                                                                 |           |            |            | -3             | -3N            | -2             | -1L             |       |
| Setup and Hold Times of Data/Control Pins to the Input Register Clock          |                                                                 |           |            |            |                |                |                |                 |       |
| T <sub>DSPDCK_A_A1REG</sub> /<br>T <sub>DSPCKD_A_A1REG</sub>                   | A input to A1 register CLK                                      | N/A       | N/A        | N/A        | 0.15/<br>0.09  | 0.17/<br>0.09  | 0.17/<br>0.09  | 0.32/<br>0.09   | ns    |
| T <sub>DSPDCK_D_B1REG</sub> /<br>T <sub>DSPCKD_D_B1REG</sub>                   | D input to B1 register CLK                                      | Yes       | N/A        | N/A        | 1.90/<br>−0.07 | 1.95/<br>−0.07 | 1.95/<br>−0.07 | 2.82/<br>−0.07  | ns    |
| T <sub>DSPDCK_C_CREG</sub> /<br>T <sub>DSPCKD_C_CREG</sub>                     | C input to C register CLK<br>for XC devices                     | N/A       | N/A        | N/A        | 0.11/<br>0.15  | 0.13/<br>0.15  | 0.13/<br>0.15  | 0.24/<br>0.09   | ns    |
|                                                                                | C input to C register CLK<br>for XA and XQ devices              |           |            |            | 0.11/<br>0.19  | N/A            | 0.13/<br>0.23  | 0.24/<br>0.09   |       |
| T <sub>DSPDCK_D_DREG</sub> /<br>T <sub>DSPCKD_D_DREG</sub>                     | D input to D register CLK<br>for XC devices                     | N/A       | N/A        | N/A        | 0.09/<br>0.15  | 0.10/<br>0.15  | 0.10/<br>0.15  | 0.19/<br>0.12   | ns    |
|                                                                                | D input to D register CLK<br>for XA and XQ devices              |           |            |            | 0.09/<br>0.23  | N/A            | 0.10/<br>0.27  | 0.19/<br>0.12   |       |
| T <sub>DSPDCK_OPMODE_B1REG</sub> /<br>T <sub>DSPCKD_OPMODE_B1REG</sub>         | OPMODE input to B1 register CLK                                 | Yes       | N/A        | N/A        | 1.97/<br>0.01  | 2.00/<br>0.01  | 2.00/<br>0.01  | 2.85/<br>0.01   | ns    |
| T <sub>DSPDCK_OPMODE_OPMODEREG</sub> /<br>T <sub>DSPCKD_OPMODE_OPMODEREG</sub> | OPMODE input to OPMODE<br>register CLK for XC devices           | N/A       | N/A        | N/A        | 0.18/<br>0.12  | 0.21/<br>0.12  | 0.21/<br>0.12  | 0.40/<br>0.12   | ns    |
|                                                                                | OPMODE input to OPMODE<br>register CLK for XA and XQ<br>devices |           |            |            | 0.18/<br>0.16  | N/A            | 0.21/<br>0.22  | 0.40/<br>0.12   |       |
| Setup and Hold Times of Data Pins to the Pipeline Register Clock               |                                                                 |           |            |            |                |                |                |                 |       |
| T <sub>DSPDCK_A_MREG</sub> /<br>T <sub>DSPCKD_A_MREG</sub>                     | A input to M register CLK                                       | N/A       | Yes        | N/A        | 3.06/<br>−0.40 | 3.51/<br>−0.40 | 3.51/<br>−0.40 | 3.97/<br>−0.40  | ns    |
| T <sub>DSPDCK_B_MREG</sub> /<br>T <sub>DSPCKD_B_MREG</sub>                     | B input to M register CLK                                       | Yes       | Yes        | N/A        | 3.96/<br>−0.68 | 4.58/<br>−0.68 | 4.58/<br>−0.68 | 7.00/<br>−0.68  | ns    |
| T <sub>DSPDCK_D_MREG</sub> /<br>T <sub>DSPCKD_D_MREG</sub>                     | D input to M register CLK                                       | Yes       | Yes        | N/A        | 4.23/<br>−0.56 | 4.80/<br>−0.56 | 4.80/<br>−0.56 | 6.84/<br>−0.56  | ns    |
| T <sub>DSPDCK_OPMODE_MREG</sub> /<br>T <sub>DSPCKD_OPMODE_MREG</sub>           | OPMODE to M register CLK                                        | Yes       | Yes        | N/A        | 4.18/<br>−0.48 | 4.80/<br>−0.48 | 4.80/<br>−0.48 | 6.88/<br>−0.48  | ns    |
|                                                                                |                                                                 | No        | Yes        | N/A        | 2.37/<br>−0.48 | 2.70/<br>−0.48 | 2.70/<br>−0.48 | 4.28/<br>−0.48  | ns    |
| Setup and Hold Times of Data/Control Pins to the Output Register Clock         |                                                                 |           |            |            |                |                |                |                 |       |
| T <sub>DSPDCK_A_PREG</sub> /<br>T <sub>DSPCKD_A_PREG</sub>                     | A input to P register CLK                                       | N/A       | Yes        | Yes        | 4.32/<br>−0.76 | 5.06/<br>−0.76 | 5.06/<br>−0.76 | 7.52/<br>−0.76  | ns    |
| T <sub>DSPDCK_B_PREG</sub> /<br>T <sub>DSPCKD_B_PREG</sub>                     | B input to P register CLK                                       | Yes       | Yes        | Yes        | 5.87/<br>−0.59 | 6.87/<br>−0.59 | 6.87/<br>−0.59 | 10.55/<br>−0.59 | ns    |
|                                                                                |                                                                 | No        | Yes        | Yes        | 4.14/<br>−0.93 | 4.68/<br>−0.93 | 4.68/<br>−0.93 | 8.12/<br>−0.93  | ns    |
| T <sub>DSPDCK_C_PREG</sub> /<br>T <sub>DSPCKD_C_PREG</sub>                     | C input to P register CLK                                       | N/A       | N/A        | Yes        | 2.20/<br>−0.23 | 2.25/<br>−0.23 | 2.25/<br>−0.23 | 3.27/<br>−0.23  | ns    |
| T <sub>DSPDCK_D_PREG</sub> /<br>T <sub>DSPCKD_D_PREG</sub>                     | D input to P register CLK                                       | Yes       | Yes        | Yes        | 5.90/<br>−0.92 | 6.91/<br>−0.92 | 6.91/<br>−0.92 | 10.39/<br>−0.92 | ns    |

Table 47: Configuration Switching Characteristics<sup>(1)</sup> (Cont'd)

| Symbol                                                     | Description                                                                                                  | Speed Grade |         |         |          | Units       |
|------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|-------------|---------|---------|----------|-------------|
|                                                            |                                                                                                              | -3          | -3N     | -2      | -1L      |             |
| BPI Master Flash Mode Programming Switching <sup>(4)</sup> |                                                                                                              |             |         |         |          |             |
| T <sub>BPICCO</sub> <sup>(5)</sup>                         | A[25:0], FCS_B, FOE_B, FWE_B, LDC outputs valid after CCLK falling edge                                      | 15          | 15      | 15      | 20       | ns, Max     |
| T <sub>BPIICCK</sub>                                       | Master BPI CCLK (output) delay                                                                               | 10/100      | 10/100  | 10/100  | 10/130   | μs, Min/Max |
| T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>                   | Setup/Hold on D[15:0] data input pins                                                                        | 5.0/1.0     | 5.0/1.0 | 5.0/1.0 | 6.0/2.0  | ns, Min     |
| SPI Master Flash Mode Programming Switching <sup>(6)</sup> |                                                                                                              |             |         |         |          |             |
| T <sub>SPIDCC</sub> /T <sub>SPIDCCD</sub>                  | DIN, MISO0, MISO1, MISO2, MISO3, Setup/Hold before/after the rising CCLK edge                                | 5.0/1.0     | 5.0/1.0 | 5.0/1.0 | 7.0/1.0  | ns, Min     |
| T <sub>SPIICCK</sub>                                       | Master SPI CCLK (output) delay                                                                               | 0.4/7.0     | 0.4/7.0 | 0.4/7.0 | 0.4/10.0 | μs, Min/Max |
| T <sub>SPICCM</sub>                                        | MOSI clock to out                                                                                            | 13          | 13      | 13      | 19       | ns, Max     |
| T <sub>SPICCF</sub>                                        | CSO_B clock to out                                                                                           | 16          | 16      | 16      | 26       | ns, Max     |
| CCLK Output (Master Modes)                                 |                                                                                                              |             |         |         |          |             |
| T <sub>MCCKL</sub>                                         | Master CCLK clock duty cycle Low                                                                             | 40/60       |         |         |          | %, Min/Max  |
| T <sub>MCCKH</sub>                                         | Master CCLK clock duty cycle High                                                                            | 40/60       |         |         |          | %, Min/Max  |
| F <sub>MCCK</sub>                                          | Maximum frequency, serial mode (Master Serial/SPI) All devices                                               | 40          | 40      | 40      | 30       | MHz, Max    |
|                                                            | Maximum frequency, parallel mode (Master SelectMAP/BPI) LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T | 40          | 40      | 40      | 25       | MHz, Max    |
|                                                            | Maximum frequency, parallel mode (Master SelectMAP/BPI) LX100 and LX100T in x8 mode, LX150, and LX150T       | 40          | 40      | 40      | 20       | MHz, Max    |
|                                                            | Maximum frequency, parallel mode (Master SelectMAP/BPI) LX100 and LX100T in x16 mode                         | 35          | 35      | 35      | 20       | MHz, Max    |
| F <sub>MCCKTOL</sub>                                       | Frequency Tolerance, master mode                                                                             | ±50         | ±50     | ±50     | ±50      | %           |
| CCLK Input (Slave Modes)                                   |                                                                                                              |             |         |         |          |             |
| T <sub>SCCKL</sub>                                         | Slave CCLK clock minimum Low time                                                                            | 5           | 5       | 5       | 8        | ns, Min     |
| T <sub>SCCKH</sub>                                         | Slave CCLK clock minimum High time                                                                           | 5           | 5       | 5       | 8        | ns, Min     |
| USERCCLK Input                                             |                                                                                                              |             |         |         |          |             |
| T <sub>USERCCKL</sub>                                      | USERCCLK clock minimum Low time                                                                              | 12          | 12      | 12      | 16       | ns, Min     |
| T <sub>USERCCKH</sub>                                      | USERCCLK clock minimum High time                                                                             | 12          | 12      | 12      | 16       | ns, Min     |
| F <sub>USERCCLK</sub>                                      | Maximum USERCCLK frequency                                                                                   | 40          | 40      | 40      | 30       | MHz, Max    |

**Notes:**

- Maximum frequency and setup/hold timing parameters are for 3.3V and 2.5V configuration voltages.
- To support longer delays in configuration, use the design solutions described in [UG380: Spartan-6 FPGA Configuration User Guide](#).
- [Table 6](#) specifies the power supply ramp time.
- BPI mode is not supported in:
  - LX4, LX25, or LX25T devices
  - LX9 devices in the TQG144 package
  - LX9 or LX16 devices in the CPG196 package.
- Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
- Defense-grade Spartan-6Q -2Q devices configure in single default SPI Master (x1) mode at T<sub>j</sub> = -55°C. During operation and when using all other configuration functions, the minimum operating temperature is -40°C.

Table 52: PLL Specification (Cont'd)

| Symbol                             | Description                                          | Device <sup>(1)</sup> | Speed Grade                         |       |       |       | Units |
|------------------------------------|------------------------------------------------------|-----------------------|-------------------------------------|-------|-------|-------|-------|
|                                    |                                                      |                       | -3                                  | -3N   | -2    | -1L   |       |
| F <sub>INMIN</sub>                 | Minimum Input Clock Frequency                        | LX devices            | 19                                  | 19    | 19    | 19    | MHz   |
|                                    |                                                      | LXT devices           | 19                                  | 19    | 19    | N/A   | MHz   |
| F <sub>INJITTER</sub>              | Maximum Input Clock Period Jitter: 19–200 MHz        | All                   | 1 ns Maximum                        |       |       |       |       |
|                                    | Maximum Input Clock Period Jitter: > 200 MHz         | All                   | <20% of clock input period Maximum  |       |       |       |       |
| F <sub>INDUTY</sub>                | Allowable Input Duty Cycle: 19—199 MHz               | All                   | 25/75                               |       |       |       | %     |
|                                    | Allowable Input Duty Cycle: 200—299 MHz              | All                   | 35/65                               |       |       |       | %     |
|                                    | Allowable Input Duty Cycle: > 300 MHz                | All                   | 45/55                               |       |       |       | %     |
| F <sub>VCOMIN</sub>                | Minimum PLL VCO Frequency                            | LX devices            | 400                                 | 400   | 400   | 400   | MHz   |
|                                    |                                                      | LXT devices           | 400                                 | 400   | 400   | N/A   | MHz   |
| F <sub>VCOMAX</sub>                | Maximum PLL VCO Frequency                            | LX devices            | 1080                                | 1050  | 1000  | 1000  | MHz   |
|                                    |                                                      | LXT devices           | 1080                                | 1050  | 1000  | N/A   | MHz   |
| F <sub>BANDWIDTH</sub>             | Low PLL Bandwidth at Typical <sup>(3)</sup>          | All                   | 1                                   | 1     | 1     | 1     | MHz   |
|                                    | High PLL Bandwidth at Typical <sup>(3)</sup>         | All                   | 4                                   | 4     | 4     | 4     | MHz   |
| T <sub>STAPHAOFFSET</sub>          | Static Phase Offset of the PLL Outputs               | All                   | 0.12                                | 0.12  | 0.12  | 0.15  | ns    |
| T <sub>OUTJITTER</sub>             | PLL Output Jitter <sup>(3)</sup>                     | All                   | Note 2                              |       |       |       |       |
| T <sub>OUTDUTY</sub>               | PLL Output Clock Duty Cycle Precision <sup>(4)</sup> | All                   | 0.15                                | 0.15  | 0.20  | 0.25  | ns    |
| T <sub>LOCKMAX</sub>               | PLL Maximum Lock Time                                | All                   | 100                                 | 100   | 100   | 100   | µs    |
| F <sub>OUTMAX</sub>                | PLL Maximum Output Frequency for BUFGMUX             | LX devices            | 400                                 | 400   | 375   | 250   | MHz   |
|                                    |                                                      | LXT devices           | 400                                 | 400   | 375   | N/A   | MHz   |
|                                    | PLL Maximum Output Frequency for BUFPLL              | LX devices            | 1080                                | 1050  | 950   | 500   | MHz   |
|                                    |                                                      | LXT devices           | 1080                                | 1050  | 950   | N/A   | MHz   |
| F <sub>OUTMIN</sub>                | PLL Minimum Output Frequency <sup>(5)</sup>          | All                   | 3.125                               | 3.125 | 3.125 | 3.125 | MHz   |
| T <sub>EXTFDVAR</sub>              | External Clock Feedback Variation: 19–200 MHz        | All                   | 1 ns Maximum                        |       |       |       |       |
|                                    | External Clock Feedback Variation: > 200 MHz         | All                   | < 20% of clock input period Maximum |       |       |       |       |
| RST <sub>MINPULSE</sub>            | Minimum Reset Pulse Width                            | All                   | 5                                   | 5     | 5     | 5     | ns    |
| F <sub>PFDMAX</sub> <sup>(5)</sup> | Maximum Frequency at the Phase Frequency Detector    | LX devices            | 500                                 | 500   | 400   | 300   | MHz   |
|                                    |                                                      | LXT devices           | 500                                 | 500   | 400   | N/A   | MHz   |
| F <sub>PFDMIN</sub>                | Minimum Frequency at the Phase Frequency Detector    | LX devices            | 19                                  | 19    | 19    | 19    | MHz   |
|                                    |                                                      | LXT devices           | 19                                  | 19    | 19    | N/A   | MHz   |
| T <sub>FBDELAY</sub>               | Maximum Delay in the Feedback Path                   | All                   | 3 ns Max or one CLKIN cycle         |       |       |       |       |

**Notes:**

1. LXT devices are not available with a -1L speed grade.
2. Values for this parameter are available in the Clocking Wizard.
3. The PLL does not filter typical spread spectrum input clocks because they are usually far below the bandwidth filter frequencies.
4. Includes global clock buffer.
5. Calculated as  $F_{VCO}/128$  assuming output duty cycle is 50%.
6. When using CLK\_FEEDBACK = CLKOUT0 with BUFIO2 feedback, the feedback frequency will be higher than the phase frequency detector frequency.  $F_{PFDMAX} = F_{CLKFB} / CLKFBOUT\_MULT$

## DCM Switching Characteristics

Table 53: Operating Frequency Ranges and Conditions for the Delay-Locked Loop (DLL)<sup>(1)</sup>

| Symbol                                                               | Description                                                                                | Speed Grade      |                    |                  |                    |                  |                    |                  |                    | Units |  |
|----------------------------------------------------------------------|--------------------------------------------------------------------------------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|-------|--|
|                                                                      |                                                                                            | -3               |                    | -3N              |                    | -2               |                    | -1L              |                    |       |  |
|                                                                      |                                                                                            | Min              | Max                | Min              | Max                | Min              | Max                | Min              | Max                |       |  |
| Input Frequency Ranges                                               |                                                                                            |                  |                    |                  |                    |                  |                    |                  |                    |       |  |
| CLKIN_FREQ_DLL                                                       | Frequency of the CLKIN clock input when the CLKDV output is not used.                      | 5 <sup>(2)</sup> | 280 <sup>(3)</sup> | 5 <sup>(2)</sup> | 280 <sup>(3)</sup> | 5 <sup>(2)</sup> | 250 <sup>(3)</sup> | 5 <sup>(2)</sup> | 175 <sup>(3)</sup> | MHz   |  |
|                                                                      | Frequency of the CLKIN clock input when using the CLKDV output.                            | 5 <sup>(2)</sup> | 280 <sup>(3)</sup> | 5 <sup>(2)</sup> | 280 <sup>(3)</sup> | 5 <sup>(2)</sup> | 250 <sup>(3)</sup> | 5 <sup>(2)</sup> | 133 <sup>(3)</sup> | MHz   |  |
| Input Pulse Requirements                                             |                                                                                            |                  |                    |                  |                    |                  |                    |                  |                    |       |  |
| CLKIN_PULSE                                                          | CLKIN pulse width as a percentage of the CLKIN period for CLKIN_FREQ_DLL < 150 MHz         | 40               | 60                 | 40               | 60                 | 40               | 60                 | 40               | 60                 | %     |  |
|                                                                      | CLKIN pulse width as a percentage of the CLKIN period for CLKIN_FREQ_DLL > 150 MHz         | 45               | 55                 | 45               | 55                 | 45               | 55                 | 45               | 55                 | %     |  |
| Input Clock Jitter Tolerance and Delay Path Variation <sup>(4)</sup> |                                                                                            |                  |                    |                  |                    |                  |                    |                  |                    |       |  |
| CLKIN_CYC_JITT_DLL_LF                                                | Cycle-to-cycle jitter at the CLKIN input for CLKIN_FREQ_DLL < 150 MHz                      | –                | ±300               | –                | ±300               | –                | ±300               | –                | ±300               | ps    |  |
| CLKIN_CYC_JITT_DLL_HF                                                | Cycle-to-cycle jitter at the CLKIN input for CLKIN_FREQ_DLL > 150 MHz.                     | –                | ±150               | –                | ±150               | –                | ±150               | –                | ±150               | ps    |  |
| CLKIN_PER_JITT_DLL                                                   | Period jitter at the CLKIN input.                                                          | –                | ±1                 | –                | ±1                 | –                | ±1                 | –                | ±1                 | ns    |  |
| CLKFB_DELAY_VAR_EXT                                                  | Allowable variation of the off-chip feedback delay from the DCM output to the CLKFB input. | –                | ±1                 | –                | ±1                 | –                | ±1                 | –                | ±1                 | ns    |  |

**Notes:**

- DLL specifications apply when using any of the DLL outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV.
- When operating independently of the DLL, the DFS supports lower CLKIN\_FREQ\_DLL frequencies. See Table 55.
- The CLKIN\_DIVIDE\_BY\_2 attribute increases the effective input frequency range. When set to TRUE, the input clock frequency is divided by two as it enters the DCM. Input clock frequencies for the clock buffer being used can be increased up to the F<sub>MAX</sub> (see Table 48 and Table 49 for BUFG and BUFGIO2 limits). When used with CLK\_FEEDBACK=2X, the input clock frequency matches the frequency for CLK2X, and is limited to CLKOUT\_FREQ\_2X.
- CLKIN\_FREQ\_DLL input jitter beyond these limits can cause the DCM to lose LOCK, indicated by the LOCKED output deasserting. The user must then reset the DCM.
- When using both DCMs in a CMT, both DCMs must be LOCKED.

Table 54: Switching Characteristics for the Delay-Locked Loop (DLL)<sup>(1)</sup>

| Symbol                                   | Description                                                                                                                                               | Speed Grade                             |      |        |      |        |      |                                       |      | Units |
|------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------|------|--------|------|--------|------|---------------------------------------|------|-------|
|                                          |                                                                                                                                                           | -3                                      |      | -3N    |      | -2     |      | -1L                                   |      |       |
|                                          |                                                                                                                                                           | Min                                     | Max  | Min    | Max  | Min    | Max  | Min                                   | Max  |       |
| Output Frequency Ranges                  |                                                                                                                                                           |                                         |      |        |      |        |      |                                       |      |       |
| CLKOUT_FREQ_CLK0                         | Frequency for the CLK0 and CLK180 outputs.                                                                                                                | 5                                       | 280  | 5      | 280  | 5      | 250  | 5                                     | 175  | MHz   |
| CLKOUT_FREQ_CLK90                        | Frequency for the CLK90 and CLK270 outputs.                                                                                                               | 5                                       | 200  | 5      | 200  | 5      | 200  | 5                                     | 175  | MHz   |
| CLKOUT_FREQ_2X                           | Frequency for the CLK2X and CLK2X180 outputs.                                                                                                             | 10                                      | 375  | 10     | 375  | 10     | 334  | 10                                    | 250  | MHz   |
| CLKOUT_FREQ_DV                           | Frequency for the CLKDV output.                                                                                                                           | 0.3125                                  | 186  | 0.3125 | 186  | 0.3125 | 166  | 0.3125                                | 88.6 | MHz   |
| Output Clock Jitter <sup>(2)(3)(4)</sup> |                                                                                                                                                           |                                         |      |        |      |        |      |                                       |      |       |
| CLKOUT_PER_JITT_0                        | Period jitter at the CLK0 output.                                                                                                                         | –                                       | ±100 | –      | ±100 | –      | ±100 | –                                     | ±100 | ps    |
| CLKOUT_PER_JITT_90                       | Period jitter at the CLK90 output.                                                                                                                        | –                                       | ±150 | –      | ±150 | –      | ±150 | –                                     | ±150 | ps    |
| CLKOUT_PER_JITT_180                      | Period jitter at the CLK180 output.                                                                                                                       | –                                       | ±150 | –      | ±150 | –      | ±150 | –                                     | ±150 | ps    |
| CLKOUT_PER_JITT_270                      | Period jitter at the CLK270 output.                                                                                                                       | –                                       | ±150 | –      | ±150 | –      | ±150 | –                                     | ±150 | ps    |
| CLKOUT_PER_JITT_2X                       | Period jitter at the CLK2X and CLK2X180 outputs.                                                                                                          | Maximum = ±[0.5% of CLKIN period + 100] |      |        |      |        |      |                                       |      | ps    |
| CLKOUT_PER_JITT_DV1                      | Period jitter at the CLKDV output when performing integer division.                                                                                       | –                                       | ±150 | –      | ±150 | –      | ±150 | –                                     | ±150 | ps    |
| CLKOUT_PER_JITT_DV2                      | Period jitter at the CLKDV output when performing non-integer division.                                                                                   | Maximum = ±[0.5% of CLKIN period + 100] |      |        |      |        |      |                                       |      | ps    |
| Duty Cycle <sup>(4)</sup>                |                                                                                                                                                           |                                         |      |        |      |        |      |                                       |      |       |
| CLKOUT_DUTY_CYCLE_DLL                    | Duty cycle variation for the CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV outputs, including the BUFGMUX and clock tree duty-cycle distortion. | Typical = ±[1% of CLKIN period + 350]   |      |        |      |        |      |                                       |      | ps    |
| Phase Alignment <sup>(4)</sup>           |                                                                                                                                                           |                                         |      |        |      |        |      |                                       |      |       |
| CLKIN_CLKFB_PHASE                        | Phase offset between the CLKIN and CLKFB inputs (CLK_FEEDBACK = 1X).                                                                                      | –                                       | ±150 | –      | ±150 | –      | ±150 | –                                     | ±250 | ps    |
|                                          | Phase offset between the CLKIN and CLKFB inputs (CLK_FEEDBACK = 2X). <sup>(6)</sup>                                                                       | –                                       | ±250 | –      | ±250 | –      | ±250 | –                                     | ±350 |       |
| CLKOUT_PHASE_DLL                         | Phase offset between DLL outputs for CLK0 to CLK2X (not CLK2X180).                                                                                        | Maximum = ±[1% of CLKIN period + 100]   |      |        |      |        |      |                                       |      | ps    |
|                                          | Phase offset between DLL outputs for all others.                                                                                                          | Maximum = ±[1% of CLKIN period + 150]   |      |        |      |        |      | Maximum = ±[1% of CLKIN period + 200] |      | ps    |

Table 54: Switching Characteristics for the Delay-Locked Loop (DLL)<sup>(1)</sup> (Cont'd)

| Symbol                        | Description                                                                                                                                                                                                               | Speed Grade |      |     |      |     |      |     |      | Units |
|-------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|------|-----|------|-----|------|-----|------|-------|
|                               |                                                                                                                                                                                                                           | -3          |      | -3N |      | -2  |      | -1L |      |       |
|                               |                                                                                                                                                                                                                           | Min         | Max  | Min | Max  | Min | Max  | Min | Max  |       |
| LOCK_DLL <sup>(3)</sup>       | When using the DLL alone: The time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase.<br>CLKIN_FREQ_DLL < 50 MHz. | –           | 5    | –   | 5    | –   | 5    | –   | 5    | ms    |
|                               | When using the DLL alone: The time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase.<br>CLKIN_FREQ_DLL > 50 MHz  | –           | 0.60 | –   | 0.60 | –   | 0.60 | –   | 0.60 | ms    |
| Delay Lines                   |                                                                                                                                                                                                                           |             |      |     |      |     |      |     |      |       |
| DCM_DELAY_STEP <sup>(5)</sup> | Finest delay resolution, averaged over all steps.                                                                                                                                                                         | 10          | 40   | 10  | 40   | 10  | 40   | 10  | 40   | ps    |

**Notes:**

1. The values in this table are based on the operating conditions described in Table 2 and Table 53.
2. Indicates the maximum amount of output jitter that the DCM adds to the jitter on the CLKIN input.
3. For optimal jitter tolerance and faster LOCK time, use the CLKIN\_PERIOD attribute.
4. Some jitter and duty-cycle specifications include 1% of input clock period or 0.01 UI. For example, this data sheet specifies a maximum jitter of  $\pm(1\% \text{ of CLKIN period} + 150 \text{ ps})$ . Assuming that the CLKIN frequency is 100 MHz, the equivalent CLKIN period is 10 ns. Since 1% of 10 ns is 0.1 ns or 100 ps, the maximum jitter is  $\pm(100 \text{ ps} + 150 \text{ ps}) = \pm250 \text{ ps}$ .
5. A typical delay step size is 23 ps.
6. The timing analysis tools use the CLK\_FEEDBACK = 1X condition for the CLKIN\_CLKFB\_PHASE value (reported as phase error). When using CLK\_FEEDBACK = 2X, add 100 ps to the phase error for the CLKIN\_CLKFB\_PHASE value (as shown in this table).

Table 55: Recommended Operating Conditions for the Digital Frequency Synthesizer (DFS)<sup>(1)</sup>

| Symbol                                      | Description                                                                                  | Speed Grade |                    |     |                    |     |                    |     |                    | Units |
|---------------------------------------------|----------------------------------------------------------------------------------------------|-------------|--------------------|-----|--------------------|-----|--------------------|-----|--------------------|-------|
|                                             |                                                                                              | -3          |                    | -3N |                    | -2  |                    | -1L |                    |       |
|                                             |                                                                                              | Min         | Max                | Min | Max                | Min | Max                | Min | Max                |       |
| Input Frequency Ranges <sup>(2)</sup>       |                                                                                              |             |                    |     |                    |     |                    |     |                    |       |
| CLKIN_FREQ_FX                               | Frequency for the CLKIN input. Also described as F <sub>CLKIN</sub> .                        | 0.5         | 375 <sup>(3)</sup> | 0.5 | 375 <sup>(3)</sup> | 0.5 | 333 <sup>(3)</sup> | 0.5 | 200 <sup>(3)</sup> | MHz   |
| Input Clock Jitter Tolerance <sup>(4)</sup> |                                                                                              |             |                    |     |                    |     |                    |     |                    |       |
| CLKIN_CYC_JITT_FX_LF                        | Cycle-to-cycle jitter at the CLKIN input, based on CLKFX output frequency: FCLKFX < 150 MHz. | –           | ±300               | –   | ±300               | –   | ±300               | –   | ±300               | ps    |
| CLKIN_CYC_JITT_FX_HF                        | Cycle-to-cycle jitter at the CLKIN input, based on CLKFX output frequency: FCLKFX > 150 MHz. | –           | ±150               | –   | ±150               | –   | ±150               | –   | ±150               | ps    |
| CLKIN_PER_JITT_FX                           | Period jitter at the CLKIN input.                                                            | –           | ±1                 | –   | ±1                 | –   | ±1                 | –   | ±1                 | ns    |

**Notes:**

1. DFS specifications apply when using either of the DFS outputs (CLKFX or CLKFX180).
2. When using both DFS and DLL outputs on the same DCM, follow the more restrictive CLKIN\_FREQ\_DLL specifications in Table 53.
3. The CLKIN\_DIVIDE\_BY\_2 attribute increases the effective input frequency range. When set to TRUE, the input clock frequency is divided by two as it enters the DCM. Input clock frequencies for the clock buffer being used can be increased up to the  $F_{\text{MAX}}$  (see Table 48 and Table 49 for BUFG and BUFGIO limits).
4. CLKIN input jitter beyond these limits can cause the DCM to lose LOCK.

Table 57: Switching Characteristics for the Digital Frequency Synthesizer DFS (DCM\_CLKGEN)<sup>(1)</sup>

| Symbol                                | Description                                                                                                                                                                                                                                                                          | Speed Grade                             |       |         |       |         |       |         |     | Units |
|---------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------|-------|---------|-------|---------|-------|---------|-----|-------|
|                                       |                                                                                                                                                                                                                                                                                      | -3                                      |       | -3N     |       | -2      |       | -1L     |     |       |
|                                       |                                                                                                                                                                                                                                                                                      | Min                                     | Max   | Min     | Max   | Min     | Max   | Min     | Max |       |
| Output Frequency Ranges (DCM_CLKGEN)  |                                                                                                                                                                                                                                                                                      |                                         |       |         |       |         |       |         |     |       |
| CLKOUT_FREQ_FX                        | Frequency for the CLKFX and CLKFX180 outputs                                                                                                                                                                                                                                         | 5                                       | 375   | 5       | 375   | 5       | 333   | 5       | 200 | MHz   |
| CLKOUT_FREQ_FXDV                      | Frequency for the CLKFXDV output                                                                                                                                                                                                                                                     | 0.15625                                 | 187.5 | 0.15625 | 187.5 | 0.15625 | 166.5 | 0.15625 | 100 | MHz   |
| Output Clock Jitter <sup>(2)(3)</sup> |                                                                                                                                                                                                                                                                                      |                                         |       |         |       |         |       |         |     |       |
| CLKOUT_PER_JITT_FX                    | Period jitter at the CLKFX and CLKFX180 outputs.                                                                                                                                                                                                                                     | Typical = ±[0.2% of CLKFX period + 100] |       |         |       |         |       |         |     | ps    |
| CLKOUT_PER_JITT_FXDV                  | Period jitter at the CLKFXDV output.                                                                                                                                                                                                                                                 | Typical = ±[0.2% of CLKFX period + 100] |       |         |       |         |       |         |     | ps    |
| CLKFX_FREEZE_VAR                      | CLKFX period change in free running oscillator mode at the same temperature.<br>FCLKFX > 50 MHz                                                                                                                                                                                      | Maximum = ±3% of CLKFX period           |       |         |       |         |       |         |     | ps    |
|                                       | CLKFX period change in free running oscillator mode at the same temperature.<br>FCLKFX < 50 MHz                                                                                                                                                                                      | Maximum = ±5% of CLKFX period           |       |         |       |         |       |         |     | ps    |
| CLKFX_FREEZE_TEMP_SLOPE               | CLKFX period will change in free_oscillator mode over temperature. Add to CLKFX_FREEZE_VAR to determine total CLKFX period change. Percentage change for CLKFX period over 1°C.                                                                                                      | Maximum = 0.1                           |       |         |       |         |       |         |     | %/°C  |
| Duty Cycle <sup>(4)(5)</sup>          |                                                                                                                                                                                                                                                                                      |                                         |       |         |       |         |       |         |     |       |
| CLKOUT_DUTY_CYCLE_FX                  | Duty cycle precision for the CLKFX and CLKFX180 outputs, including the BUFGMUX and clock tree duty-cycle distortion                                                                                                                                                                  | Maximum = ±[1% of CLKFX period + 350]   |       |         |       |         |       |         |     | ps    |
| CLKOUT_DUTY_CYCLE_FXDV                | Duty cycle precision for the CLKFXDV outputs, including the BUFGMUX and clock tree duty-cycle distortion                                                                                                                                                                             | Maximum = ±[1% of CLKFX period + 350]   |       |         |       |         |       |         |     | ps    |
| Lock Time                             |                                                                                                                                                                                                                                                                                      |                                         |       |         |       |         |       |         |     |       |
| LOCK_FX <sup>(2)</sup>                | The time from deassertion at the DCM's Reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX, CLKFX180, and CLKFXDV signals are valid. Lock time requires CLKFX_DIVIDE < F <sub>IN</sub> /(0.50 MHz)<br>when: F <sub>CLKIN</sub> < 50 MHz | —                                       | 50    | —       | 50    | —       | 50    | —       | 50  | ms    |
|                                       | when: F <sub>CLKIN</sub> > 50 MHz                                                                                                                                                                                                                                                    | —                                       | 5     | —       | 5     | —       | 5     | —       | 5   | ms    |



Table 59: Switching Characteristics for the Phase-Shift Clock in Variable Phase Mode<sup>(1)</sup>

| Symbol                      | Description                                                                                                                                                                                                               | Amount of Phase Shift                                           | Units |
|-----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------|-------|
| <b>Phase Shifting Range</b> |                                                                                                                                                                                                                           |                                                                 |       |
| MAX_STEPS <sup>(2)</sup>    | When CLKIN < 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period. | $\pm(\text{INTEGER}(10 \times (\text{TCLKIN} - 3 \text{ ns})))$ | steps |
|                             | When CLKIN ≥ 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period. | $\pm(\text{INTEGER}(15 \times (\text{TCLKIN} - 3 \text{ ns})))$ | steps |
| FINE_SHIFT_RANGE_MIN        | Minimum guaranteed delay for variable phase shifting.                                                                                                                                                                     | $\pm(\text{MAX\_STEPS} \times \text{DCM\_DELAY\_STEP\_MIN})$    | ps    |
| FINE_SHIFT_RANGE_MAX        | Maximum guaranteed delay for variable phase shifting                                                                                                                                                                      | $\pm(\text{MAX\_STEPS} \times \text{DCM\_DELAY\_STEP\_MAX})$    | ps    |

**Notes:**

1. The values in this table are based on the operating conditions described in Table 53 and Table 58.
2. The maximum variable phase shift range, MAX\_STEPS, is only valid when the DCM has no initial fixed-phase shifting, that is, the PHASE\_SHIFT attribute is set to 0.
3. The DCM\_DELAY\_STEP values are provided at the end of Table 54.

Table 60: Miscellaneous DCM Timing Parameters<sup>(1)</sup>

| Symbol         | Description                           | Min | Max | Units        |
|----------------|---------------------------------------|-----|-----|--------------|
| DCM_RST_PW_MIN | Minimum duration of a RST pulse width | 3   | –   | CLKIN cycles |

**Notes:**

1. This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFXDV, CLKFX180) are unaffected.

Table 61: Frequency Synthesis

| Attribute                   | Min | Max |
|-----------------------------|-----|-----|
| CLKFX_MULTIPLY (DCM_SP)     | 2   | 32  |
| CLKFX_DIVIDE (DCM_SP)       | 1   | 32  |
| CLKDV_DIVIDE (DCM_SP)       | 1.5 | 16  |
| CLKFX_MULTIPLY (DCM_CLKGEN) | 2   | 256 |
| CLKFX_DIVIDE (DCM_CLKGEN)   | 1   | 256 |
| CLKFXDV_DIVIDE (DCM_CLKGEN) | 2   | 32  |

Table 62: DCM Switching Characteristics

| Symbol                                                  | Description            | Speed Grade   |               |               |               | Units |
|---------------------------------------------------------|------------------------|---------------|---------------|---------------|---------------|-------|
|                                                         |                        | -3            | -3N           | -2            | -1L           |       |
| T <sub>DMCK_PSEN</sub> /T <sub>DMCKC_PSEN</sub>         | PSEN Setup/Hold        | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | ns    |
| T <sub>DMCK_PSINCDEC</sub> /T <sub>DMCKC_PSINCDEC</sub> | PSINCDEC Setup/Hold    | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | ns    |
| T <sub>DMCKO_PSDONE</sub>                               | Clock to out of PSDONE | 1.50          | 1.50          | 1.50          | 1.50          | ns    |



Table 64: Global Clock Input to Output Delay With DCM in System-Synchronous Mode

| Symbol                                                                                                                                | Description                            | Device     | Speed Grade |      |      |      | Units |
|---------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------|------------|-------------|------|------|------|-------|
|                                                                                                                                       |                                        |            | -3          | -3N  | -2   | -1L  |       |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> DCM in System-Synchronous Mode. |                                        |            |             |      |      |      |       |
| T <sub>ICKOFDCM</sub>                                                                                                                 | Global Clock and OUTFF <i>with</i> DCM | XC6SLX4    | 4.23        | N/A  | 6.11 | 6.60 | ns    |
|                                                                                                                                       |                                        | XC6SLX9    | 4.23        | 5.17 | 6.11 | 6.60 | ns    |
|                                                                                                                                       |                                        | XC6SLX16   | 4.28        | 4.57 | 5.34 | 6.36 | ns    |
|                                                                                                                                       |                                        | XC6SLX25   | 3.95        | 4.18 | 4.59 | 6.91 | ns    |
|                                                                                                                                       |                                        | XC6SLX25T  | 3.95        | 4.18 | 4.59 | N/A  | ns    |
|                                                                                                                                       |                                        | XC6SLX45   | 4.37        | 4.70 | 5.50 | 6.85 | ns    |
|                                                                                                                                       |                                        | XC6SLX45T  | 4.37        | 4.70 | 5.50 | N/A  | ns    |
|                                                                                                                                       |                                        | XC6SLX75   | 3.90        | 4.23 | 4.77 | 6.31 | ns    |
|                                                                                                                                       |                                        | XC6SLX75T  | 3.90        | 4.23 | 4.77 | N/A  | ns    |
|                                                                                                                                       |                                        | XC6SLX100  | 3.86        | 4.16 | 4.66 | 7.25 | ns    |
|                                                                                                                                       |                                        | XC6SLX100T | 3.90        | 4.16 | 4.66 | N/A  | ns    |
|                                                                                                                                       |                                        | XC6SLX150  | 4.03        | 4.33 | 4.83 | 6.63 | ns    |
|                                                                                                                                       |                                        | XC6SLX150T | 4.03        | 4.33 | 4.83 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX4    | 4.55        | N/A  | 6.11 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX9    | 4.55        | N/A  | 6.11 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX16   | 4.62        | N/A  | 5.33 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX25   | 4.27        | N/A  | 4.59 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX25T  | 4.27        | N/A  | 4.69 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX45   | 4.69        | N/A  | 5.50 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX45T  | 4.69        | N/A  | 5.50 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX75   | 4.22        | N/A  | 4.77 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX75T  | 4.22        | N/A  | 4.77 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX100  | N/A         | N/A  | 5.34 | N/A  | ns    |
|                                                                                                                                       |                                        | XQ6SLX75   | N/A         | N/A  | 4.77 | 6.31 | ns    |
|                                                                                                                                       |                                        | XQ6SLX75T  | 4.22        | N/A  | 4.77 | N/A  | ns    |
|                                                                                                                                       |                                        | XQ6SLX150  | N/A         | N/A  | 4.96 | 6.63 | ns    |
|                                                                                                                                       |                                        | XQ6SLX150T | 4.62        | N/A  | 4.96 | N/A  | ns    |

**Notes:**

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- DCM output jitter is already included in the timing calculation.

## Spartan-6 Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in Table 70 through Table 77. Values are expressed in nanoseconds unless otherwise noted.

Table 70: Global Clock Setup and Hold Without DCM or PLL (No Delay)

| Symbol                                                                                     | Description                                            | Device     | Speed Grade |            |            |            | Units |
|--------------------------------------------------------------------------------------------|--------------------------------------------------------|------------|-------------|------------|------------|------------|-------|
|                                                                                            |                                                        |            | -3          | -3N        | -2         | -1L        |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVC MOS25 Standard.(1) |                                                        |            |             |            |            |            |       |
| T <sub>PSND</sub> / T <sub>PHND</sub>                                                      | No Delay Global Clock and IFF(3)<br>without DCM or PLL | XC6SLX4    | 0.10/1.56   | N/A        | 0.10/1.83  | 0.07/2.54  | ns    |
|                                                                                            |                                                        | XC6SLX9    | 0.10/1.56   | 0.10/1.57  | 0.10/1.84  | 0.07/2.54  | ns    |
|                                                                                            |                                                        | XC6SLX16   | 0.12/1.42   | 0.12/1.48  | 0.12/1.64  | 0.13/2.19  | ns    |
|                                                                                            |                                                        | XC6SLX25   | 0.18/1.64   | 0.18/1.75  | 0.18/1.99  | 0.11/2.57  | ns    |
|                                                                                            |                                                        | XC6SLX25T  | 0.18/1.64   | 0.18/1.75  | 0.18/1.99  | N/A        | ns    |
|                                                                                            |                                                        | XC6SLX45   | −0.08/1.80  | −0.08/1.95 | −0.08/2.27 | −0.17/2.74 | ns    |
|                                                                                            |                                                        | XC6SLX45T  | −0.08/1.80  | −0.08/1.95 | −0.08/2.27 | N/A        | ns    |
|                                                                                            |                                                        | XC6SLX75   | 0.13/1.81   | 0.13/2.06  | 0.13/2.27  | −0.12/3.30 | ns    |
|                                                                                            |                                                        | XC6SLX75T  | 0.13/1.81   | 0.13/2.06  | 0.13/2.27  | N/A        | ns    |
|                                                                                            |                                                        | XC6SLX100  | −0.14/2.03  | −0.14/2.24 | −0.14/2.56 | −0.17/3.44 | ns    |
|                                                                                            |                                                        | XC6SLX100T | −0.14/2.03  | −0.14/2.24 | −0.14/2.56 | N/A        | ns    |
|                                                                                            |                                                        | XC6SLX150  | −0.24/2.42  | −0.24/2.74 | −0.24/2.95 | −0.60/3.75 | ns    |
|                                                                                            |                                                        | XC6SLX150T | −0.24/2.42  | −0.24/2.74 | −0.24/2.95 | N/A        | ns    |
|                                                                                            |                                                        | XA6SLX4    | 0.10/1.57   | N/A        | 0.10/1.84  | N/A        | ns    |
|                                                                                            |                                                        | XA6SLX9    | 0.10/1.57   | N/A        | 0.10/1.84  | N/A        | ns    |
|                                                                                            |                                                        | XA6SLX16   | 0.12/1.43   | N/A        | 0.12/1.64  | N/A        | ns    |
|                                                                                            |                                                        | XA6SLX25   | 0.18/1.65   | N/A        | 0.18/1.99  | N/A        | ns    |
|                                                                                            |                                                        | XA6SLX25T  | 0.18/1.65   | N/A        | 0.18/1.99  | N/A        | ns    |
|                                                                                            |                                                        | XA6SLX45   | −0.08/1.82  | N/A        | −0.08/2.27 | N/A        | ns    |
|                                                                                            |                                                        | XA6SLX45T  | −0.08/1.82  | N/A        | −0.08/2.27 | N/A        | ns    |
|                                                                                            |                                                        | XA6SLX75   | 0.13/2.02   | N/A        | 0.13/2.32  | N/A        | ns    |
|                                                                                            |                                                        | XA6SLX75T  | 0.13/2.02   | N/A        | 0.13/2.32  | N/A        | ns    |
|                                                                                            |                                                        | XA6SLX100  | N/A         | N/A        | 0.10/2.51  | N/A        | ns    |
|                                                                                            |                                                        | XQ6SLX75   | N/A         | N/A        | 0.13/2.32  | −0.12/3.30 | ns    |
|                                                                                            |                                                        | XQ6SLX75T  | 0.13/2.02   | N/A        | 0.13/2.32  | N/A        | ns    |
|                                                                                            |                                                        | XQ6SLX150  | N/A         | N/A        | −0.24/2.95 | −0.60/3.75 | ns    |
|                                                                                            |                                                        | XQ6SLX150T | −0.24/2.74  | N/A        | −0.24/2.95 | N/A        | ns    |

### Notes:

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input Flip-Flop or Latch.

Table 75: Global Clock Setup and Hold With PLL in Source-Synchronous Mode

| Symbol                                                                                                 | Description                                                                      | Device     | Speed Grade |           |           |           | Units |
|--------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------|------------|-------------|-----------|-----------|-----------|-------|
|                                                                                                        |                                                                                  |            | -3          | -3N       | -2        | -1L       |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVC MOS25 Standard. <sup>(1)</sup> |                                                                                  |            |             |           |           |           |       |
| T <sub>PSPLL0</sub> / T <sub>PHPLL0</sub>                                                              | No Delay Global Clock and IFF <sup>(2)</sup> with PLL in Source-Synchronous Mode | XC6SLX4    | 0.47/1.08   | N/A       | 0.47/1.60 | 1.15/1.68 | ns    |
|                                                                                                        |                                                                                  | XC6SLX9    | 0.47/1.08   | 0.47/1.35 | 0.47/1.60 | 1.15/1.68 | ns    |
|                                                                                                        |                                                                                  | XC6SLX16   | 0.37/0.75   | 0.37/0.82 | 0.51/0.94 | 0.57/1.31 | ns    |
|                                                                                                        |                                                                                  | XC6SLX25   | 0.69/1.06   | 0.69/1.06 | 0.69/1.06 | 1.86/1.67 | ns    |
|                                                                                                        |                                                                                  | XC6SLX25T  | 0.69/1.06   | 0.69/1.06 | 0.69/1.06 | N/A       | ns    |
|                                                                                                        |                                                                                  | XC6SLX45   | 0.57/1.05   | 0.65/1.10 | 0.65/1.18 | 1.02/1.65 | ns    |
|                                                                                                        |                                                                                  | XC6SLX45T  | 0.57/1.06   | 0.65/1.10 | 0.65/1.18 | N/A       | ns    |
|                                                                                                        |                                                                                  | XC6SLX75   | 0.86/1.04   | 0.87/1.04 | 0.90/1.04 | 1.34/1.55 | ns    |
|                                                                                                        |                                                                                  | XC6SLX75T  | 0.86/1.04   | 0.87/1.04 | 0.90/1.04 | N/A       | ns    |
|                                                                                                        |                                                                                  | XC6SLX100  | 0.53/1.13   | 0.54/1.13 | 0.55/1.13 | 0.89/2.39 | ns    |
|                                                                                                        |                                                                                  | XC6SLX100T | 0.53/1.13   | 0.54/1.13 | 0.55/1.13 | N/A       | ns    |
|                                                                                                        |                                                                                  | XC6SLX150  | 0.50/1.31   | 0.51/1.31 | 0.52/1.31 | 1.02/1.72 | ns    |
|                                                                                                        |                                                                                  | XC6SLX150T | 0.50/1.31   | 0.51/1.31 | 0.52/1.31 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX4    | 0.71/0.93   | N/A       | 0.62/1.47 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX9    | 0.71/0.93   | N/A       | 0.62/1.47 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX16   | 0.92/0.69   | N/A       | 0.63/0.82 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX25   | 0.99/0.94   | N/A       | 0.96/0.94 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX25T  | 0.99/0.94   | N/A       | 1.04/0.94 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX45   | 0.63/1.02   | N/A       | 0.72/1.05 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX45T  | 0.63/1.02   | N/A       | 0.72/1.05 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX75   | 0.88/0.89   | N/A       | 1.02/0.89 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX75T  | 0.88/0.89   | N/A       | 1.02/0.89 | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX100  | N/A         | N/A       | 1.25/0.96 | N/A       | ns    |
|                                                                                                        |                                                                                  | XQ6SLX75   | N/A         | N/A       | 1.02/0.89 | 1.34/1.55 | ns    |
|                                                                                                        |                                                                                  | XQ6SLX75T  | 0.88/0.89   | N/A       | 1.02/0.89 | N/A       | ns    |
|                                                                                                        |                                                                                  | XQ6SLX150  | N/A         | N/A       | 0.63/1.19 | 1.02/1.72 | ns    |
|                                                                                                        |                                                                                  | XQ6SLX150T | 0.60/1.19   | N/A       | 0.63/1.19 | N/A       | ns    |

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 77: Global Clock Setup and Hold With DCM and PLL in Source-Synchronous Mode

| Symbol                                                                                                                                                              | Description                                                                                               | Device     | Speed Grade |           |           |           | Units |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|------------|-------------|-----------|-----------|-----------|-------|
|                                                                                                                                                                     |                                                                                                           |            | -3          | -3N       | -2        | -1L       |       |
| Example Data Input Set-Up and Hold Times Relative to a Forwarded Clock Input Pin, <sup>(1)</sup> Using DCM, PLL, and Global Clock Buffer for the LVCMOS25 standard. |                                                                                                           |            |             |           |           |           |       |
| T <sub>PSDCMPLL_0</sub> /<br>T <sub>PHDCMPLL_0</sub>                                                                                                                | No Delay Global Clock and IFF <sup>(2)</sup> with DCM in Source-Synchronous Mode and PLL in DCM2PLL Mode. | XC6SLX4    | 0.43/1.07   | N/A       | 0.43/1.43 | 1.10/1.67 | ns    |
|                                                                                                                                                                     |                                                                                                           | XC6SLX9    | 0.43/1.03   | 0.45/1.14 | 0.45/1.43 | 1.10/1.67 | ns    |
|                                                                                                                                                                     |                                                                                                           | XC6SLX16   | 0.74/0.93   | 0.74/1.12 | 0.74/1.21 | 0.77/1.35 | ns    |
|                                                                                                                                                                     |                                                                                                           | XC6SLX25   | 0.67/1.02   | 0.76/1.11 | 0.84/1.18 | 1.23/1.46 | ns    |
|                                                                                                                                                                     |                                                                                                           | XC6SLX25T  | 0.67/1.02   | 0.76/1.11 | 0.84/1.18 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XC6SLX45   | 0.65/0.99   | 0.65/1.04 | 0.71/1.12 | 1.18/1.58 | ns    |
|                                                                                                                                                                     |                                                                                                           | XC6SLX45T  | 0.65/1.00   | 0.65/1.04 | 0.71/1.12 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XC6SLX75   | 0.86/1.01   | 0.88/1.06 | 0.94/1.14 | 1.29/1.67 | ns    |
|                                                                                                                                                                     |                                                                                                           | XC6SLX75T  | 0.86/1.01   | 0.88/1.06 | 0.94/1.14 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XC6SLX100  | 0.50/1.10   | 0.56/1.10 | 0.61/1.17 | 0.84/2.24 | ns    |
|                                                                                                                                                                     |                                                                                                           | XC6SLX100T | 0.50/1.10   | 0.56/1.10 | 0.61/1.17 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XC6SLX150  | 0.45/1.28   | 0.47/1.28 | 0.52/1.28 | 1.27/1.56 | ns    |
|                                                                                                                                                                     |                                                                                                           | XC6SLX150T | 0.45/1.28   | 0.47/1.28 | 0.52/1.28 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XA6SLX4    | 0.74/1.00   | N/A       | 0.74/1.43 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XA6SLX9    | 0.74/1.00   | N/A       | 0.74/1.43 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XA6SLX16   | 1.81/1.15   | N/A       | 1.81/1.03 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XA6SLX25   | 0.89/1.01   | N/A       | 0.96/1.05 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XA6SLX25T  | 0.89/1.01   | N/A       | 1.04/1.15 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XA6SLX45   | 0.69/0.95   | N/A       | 0.83/0.96 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XA6SLX45T  | 0.69/0.95   | N/A       | 0.83/0.96 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XA6SLX75   | 0.88/0.94   | N/A       | 1.06/0.96 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XA6SLX75T  | 0.88/0.94   | N/A       | 1.06/0.96 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XA6SLX100  | N/A         | N/A       | 1.55/1.33 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XQ6SLX75   | N/A         | N/A       | 1.06/0.96 | 1.29/1.67 | ns    |
|                                                                                                                                                                     |                                                                                                           | XQ6SLX75T  | 0.88/0.94   | N/A       | 1.06/0.96 | N/A       | ns    |
|                                                                                                                                                                     |                                                                                                           | XQ6SLX150  | N/A         | N/A       | 0.64/1.30 | 1.27/1.56 | ns    |
|                                                                                                                                                                     |                                                                                                           | XQ6SLX150T | 0.58/1.30   | N/A       | 0.64/1.30 | N/A       | ns    |

**Notes:**

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. The timing values were measured using the fine-phase adjustment feature of the DCM. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG. Package skew is not included in these measurements.
- IFF = Input Flip-Flop

| Date     | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|----------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 01/10/11 | 1.11    | <p>Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v12.4 software with speed specification v1.15 for the -4, -3, -3N, and -2 speed grades. Added note 3 to <a href="#">Table 27</a>. Also updated the -1L speed grade requirements to ISE v12.4 software with speed specification v1.06. Revised -3N definition throughout the document.</p> <p>Added note 4 to <a href="#">Table 2</a> and updated note 5. Added information on <math>V_{CCINT}</math> to note 1 in <a href="#">Table 5</a>. Updated Networking Applications -3 values in <a href="#">Table 25</a> to match improvements made in ISE v12.4. In <a href="#">Table 28</a>, added note 1 and revised the <math>T_{IOTP}</math> values for LVDS_33, LVDS_25, MINI_LVDS_33, MINI_LVDS_25, RSDS_33, RSDS_25, TMDS_33, PPDS_33, and PPDS_25. Added note 3 to <a href="#">Table 55</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 02/11/11 | 1.12    | <p>As described in <a href="#">XCEN11008: Product Discontinuation Notice For Spartan-6 LXT -4 Devices</a>, the -4 speed specifications have been discontinued. As outlined in page 2 of the XCN, designers currently using -4 speed specifications should rerun timing analysis using the new -3 speed specifications before moving to a replacement device.</p> <p>Updated the networking applications section of <a href="#">Table 25</a>. Updated -2 speed specifications throughout document and added note 3 to <a href="#">Table 27</a> advising designers to use the -2 speed specification update (v1.17) with the ISE 12.4 software patch. Added <math>F_{CLKDIV}</math> to <a href="#">Table 37</a> and <a href="#">Table 38</a>. Updated note 2 in <a href="#">Table 39</a>. Updated units for <math>T_{SMCKCSO}</math> and <math>T_{BPICCO}</math> in <a href="#">Table 47</a>. Updated -1L in <a href="#">Table 71</a>. Removed Note 2: <i>Package delay information is available for these device/package combinations. This information can be used to deskew the package</i> from <a href="#">Table 79</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 03/31/11 | 2.0     | <p>Production release of XC6SLX45 in the -1L speed grades listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v13.1 software with -1L speed specification v1.06.</p> <p>In <a href="#">Table 39</a>, removed values in the -1L column and added note 3 as IODELAY2 only supports Tap0 for lower-power devices. Updated copyright <a href="#">page 1</a> and <a href="#">Notice of Disclaimer</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 05/20/11 | 2.1     | <p>Production release of XC6SLX100 and XC6SLX150 in the specific speed grades listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v13.1 software with -1L speed specification v1.06. Updated <a href="#">Table 27</a> and <a href="#">Note 7</a> with changes per <a href="#">XCEN11012: Speed File Change for -3N Devices</a>. Revised <a href="#">Switching Characteristics</a> section for speed specifications: v1.18 for -3, -3N, and -2; including improvements in <a href="#">Table 73</a> through <a href="#">Table 77</a> and <a href="#">Table 81</a>.</p> <p>Removed <i>Memory Controller Block</i> from the performance heading in <a href="#">Table 2</a> and revised <a href="#">Note 2</a>. In <a href="#">Table 4</a>, added <a href="#">Note 1</a> to <math>C_{IN}</math> and updated the description of <math>R_{IN\_TERM}</math>. Updated <a href="#">Note 1</a> in <a href="#">Table 5</a>. Updated <a href="#">Note 1</a> of <a href="#">Table 7</a>. In <a href="#">Table 25</a>, added and removed -1L specifications, increased the standard performance DDR3 specifications, removed the extended performance DDR3 row and updated <a href="#">Note 3</a> and <a href="#">Note 4</a>. Clarified the introductory information for <a href="#">Table 28</a> and <a href="#">Table 30</a>.</p> <p>In <a href="#">Table 32</a>: Revised <math>V_{MEAS}</math> value for LVCMOS12; revised <math>V_{REF}</math> for LVDS_25, LVDS_33, BLVDS_25, MINI_LVDS_25, MINI_LVDS_33, RSDS_25, and RSDS_33; revised <math>R_{REF}</math> for BLVDS_25 and TMDS_33; and added <a href="#">Note 4</a> and <a href="#">Note 5</a>. Updated <a href="#">Note 2</a> and <a href="#">Note 3</a> in <a href="#">Table 39</a>.</p> <p>In <a href="#">Table 47</a>, revised the values and description of <math>T_{POR}</math> including adding <a href="#">Note 3</a>. Also in <a href="#">Table 47</a>, augmented the description and added specifications for <math>F_{RBCKK}</math> and removed XC6SLX4 from <math>F_{MCKK}</math> (maximum frequency, parallel mode (Master SelectMAP/BPI)). Added BUFGMUX to <a href="#">Table 48</a> title. Added <a href="#">Table 50</a>.</p> <p>In <a href="#">Table 52</a>, revised specifications for <math>T_{EXTFVAR}</math> and <math>F_{INJITTER}</math>. In <a href="#">Table 54</a> removed the 5 MHz &lt; CLKIN_FREQ_DLL parameter in the LOCK_DLL description. In both <a href="#">Table 56</a> and <a href="#">Table 57</a>, removed the 5 MHz &lt; <math>F_{CLKIN}</math> parameter in the LOCK_FX description. In <a href="#">Table 58</a>, updated description for PSCLK_FREQ and PSCLK_PULSE.</p> <p>Revised title and symbol of <a href="#">Table 70</a>, added new speed specifications for -1L, and added <a href="#">Note 2</a>. Added <a href="#">Table 71</a>.</p> |
| 07/11/11 | 2.2     | <p>Added the Automotive XA Spartan-6 and Defense-grade Spartan-6Q devices to all appropriate tables while sometimes removing the XC6S nomenclature. Added expanded temperature range (Q) to all appropriate tables. Updated <math>T_{SOL}</math> packages in <a href="#">Table 1</a>. Added <math>R_{OUT\_TERM}</math> to <a href="#">Table 4</a>. Updated <a href="#">Note 2</a> on <a href="#">Table 13</a>.</p> <p>Production release of the XC6SLX4, XC6SLX9, XC6SLX16, XC6SLX25, XC6SLX75, XQ6SLX75, and XQ6SLX150 in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v13.2 software with -1L speed specification v1.07.</p> <p>Production release of the XA6SLX16, XA6SLX25T, XA6SLX45, XA6SLX45T, XQ6SLX75, XQ6SLX75T, XQ6SLX150, and XQ6SLX150T in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v13.2 software with -2 and -3 speed specification v1.19.</p> <p>Added <a href="#">Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices(1)</a>. Updated CS(G)484 from CSG484 throughout data sheet. Clarified <a href="#">Note 3</a> in <a href="#">Table 39</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 08/08/11 | 2.3     | <p>Production release of the XA6SLX25, XA6SLX75, and XA6SLX75T in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v13.2 software with -2 and -3 speed specification v1.19.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |