



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 11519   |
| Number of Logic Elements/Cells | 147443  |
| Total RAM Bits                 | 4939776   |
| Number of I/O                  | 296   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.14V ~ 1.26V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 484-FBGA, CSPBGA  |
| Supplier Device Package        | 484-CSPBGA (19x19)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc6slx150t-2csg484c">https://www.e-xfl.com/product-detail/xilinx/xc6slx150t-2csg484c</a> |

Table 2: Recommended Operating Conditions<sup>(1)</sup>

| Symbol                | Description  |   |                                     | Min  | Typ   | Max             | Units |                  |
|-----------------------|--|---|-------------------------------------|------|-------|-----------------|-------|------------------|
| $V_{CCINT}$           | Internal supply voltage relative to GND  | -3, -3N, -2                                   | Standard performance <sup>(2)</sup> | 1.14 | 1.2   | 1.26            | V     |                  |
|                       |  | -3, -2  | Extended performance <sup>(2)</sup> | 1.2  | 1.23  | 1.26            | V     |                  |
|                       |  | -1L   | Standard performance <sup>(2)</sup> | 0.95 | 1.0   | 1.05            | V     |                  |
| $V_{CCAUX}^{(3)(4)}$  | Auxiliary supply voltage relative to GND   | $V_{CCAUX} = 2.5V^{(5)}$                      |                                     |      | 2.375 | 2.5             | 2.625 | V                |
|                       |  | $V_{CCAUX} = 3.3V$                            |                                     |      | 3.15  | 3.3             | 3.45  | V                |
| $V_{CCO}^{(6)(7)(8)}$ | Output supply voltage relative to GND  |   |                                     | 1.1  | —     | 3.45            | V     |                  |
| $V_{IN}$              | Input voltage relative to GND  | All I/O standards (except PCI)                | Commercial temperature (C)          | -0.5 | —     | 4.0             | V     |                  |
|                       |  |   | Industrial temperature (I)          | -0.5 | —     | 3.95            | V     |                  |
|                       |  |   | Expanded (Q) temperature            | -0.5 | —     | 3.95            | V     |                  |
|                       |  | PCI I/O standard <sup>(9)</sup>               | —                                   | -0.5 | —     | $V_{CCO} + 0.5$ | V     |                  |
| $I_{IN}^{(10)}$       | Maximum current through pin using PCI I/O standard when forward biasing the clamp diode. <sup>(9)</sup>                              | Commercial (C) and Industrial temperature (I) |                                     |      | —     | —               | 10    | mA               |
|                       |  | Expanded (Q) temperature                      |                                     |      | —     | —               | 7     | mA               |
| $V_{BATT}^{(11)}$     | Battery voltage relative to GND, $T_j = 0^\circ\text{C}$ to $+85^\circ\text{C}$ (LX75, LX75T, LX100, LX100T, LX150, and LX150T only) |   |                                     | 1.0  | —     | 3.6             | V     |                  |
| $T_j$                 | Junction temperature operating range   | Commercial (C) range                          |                                     |      | 0     | —               | 85    | $^\circ\text{C}$ |
|                       |  | Industrial temperature (I) range              |                                     |      | -40   | —               | 100   | $^\circ\text{C}$ |
|                       |  | Expanded (Q) temperature range                |                                     |      | -40   | —               | 125   | $^\circ\text{C}$ |

**Notes:**

1. All voltages are relative to ground.
2. See *Interface Performances for Memory Interfaces* in Table 25. The extended performance range is specified for designs not using the standard  $V_{CCINT}$  voltage range. The standard  $V_{CCINT}$  voltage range is used for:
  - Designs that do not use an MCB
  - LX4 devices
  - Devices in the TQG144 or CPG196 packages
  - Devices with the -3N speed grade
3. Recommended maximum voltage droop for  $V_{CCAUX}$  is 10 mV/ms.
4. During configuration, if  $V_{CCO\_2}$  is 1.8V, then  $V_{CCAUX}$  must be 2.5V.
5. The -1L devices require  $V_{CCAUX} = 2.5V$  when using the LVDS\_25, LVDS\_33, BLVDS\_25, LVPECL\_25, RSDS\_25, RSDS\_33, PPDS\_25, and PPDS\_33 I/O standards on inputs. LVPECL\_33 is not supported in the -1L devices.
6. Configuration data is retained even if  $V_{CCO}$  drops to 0V.
7. Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
8. For PCI systems, the transmitter and receiver should have common supplies for  $V_{CCO}$ .
9. Devices with a -1L speed grade do not support Xilinx PCI IP.
10. Do not exceed a total of 100 mA per bank.
11.  $V_{BATT}$  is required to maintain the battery backed RAM (BBR) AES key when  $V_{CCAUX}$  is not applied. Once  $V_{CCAUX}$  is applied,  $V_{BATT}$  can be unconnected. When BBR is not used, Xilinx recommends connecting to  $V_{CCAUX}$  or GND. However,  $V_{BATT}$  can be unconnected.

## Quiescent Current

Typical values for quiescent supply current are specified at nominal voltage, 25°C junction temperatures ( $T_j$ ). Quiescent supply current is specified by speed grade for Spartan-6 devices. Xilinx recommends analyzing static power consumption using the XPOWER™ Estimator (XPE) tool (download at <http://www.xilinx.com/power>) for conditions other than those specified in Table 5.

Table 5: Typical Quiescent Supply Current

| Symbol       | Description                          | Device | Speed Grade |      |      |      | Units |
|--------------|--------------------------------------|--------|-------------|------|------|------|-------|
|              |                                      |        | -3          | -3N  | -2   | -1L  |       |
| $I_{CCINTQ}$ | Quiescent $V_{CCINT}$ supply current | LX4    | 4.0         | 4.0  | 4.0  | 2.4  | mA    |
|              |                                      | LX9    | 4.0         | 4.0  | 4.0  | 2.4  | mA    |
|              |                                      | LX16   | 6.0         | 6.0  | 6.0  | 4.0  | mA    |
|              |                                      | LX25   | 11.0        | 11.0 | 11.0 | 6.6  | mA    |
|              |                                      | LX25T  | 11.0        | 11.0 | 11.0 | N/A  | mA    |
|              |                                      | LX45   | 15.0        | 15.0 | 15.0 | 9.0  | mA    |
|              |                                      | LX45T  | 15.0        | 15.0 | 15.0 | N/A  | mA    |
|              |                                      | LX75   | 29.0        | 29.0 | 29.0 | 17.4 | mA    |
|              |                                      | LX75T  | 29.0        | 29.0 | 29.0 | N/A  | mA    |
|              |                                      | LX100  | 36.0        | 36.0 | 36.0 | 21.6 | mA    |
|              |                                      | LX100T | 36.0        | 36.0 | 36.0 | N/A  | mA    |
|              |                                      | LX150  | 51.0        | 51.0 | 51.0 | 31.0 | mA    |
|              |                                      | LX150T | 51.0        | 51.0 | 51.0 | N/A  | mA    |
| $I_{CCOQ}$   | Quiescent $V_{CCO}$ supply current   | LX4    | 1.0         | 1.0  | 1.0  | 1.0  | mA    |
|              |                                      | LX9    | 1.0         | 1.0  | 1.0  | 1.0  | mA    |
|              |                                      | LX16   | 2.0         | 2.0  | 2.0  | 2.0  | mA    |
|              |                                      | LX25   | 2.0         | 2.0  | 2.0  | 2.0  | mA    |
|              |                                      | LX25T  | 2.0         | 2.0  | 2.0  | N/A  | mA    |
|              |                                      | LX45   | 3.0         | 3.0  | 3.0  | 3.0  | mA    |
|              |                                      | LX45T  | 3.0         | 3.0  | 3.0  | N/A  | mA    |
|              |                                      | LX75   | 4.0         | 4.0  | 4.0  | 4.0  | mA    |
|              |                                      | LX75T  | 4.0         | 4.0  | 4.0  | N/A  | mA    |
|              |                                      | LX100  | 5.0         | 5.0  | 5.0  | 5.0  | mA    |
|              |                                      | LX100T | 5.0         | 5.0  | 5.0  | N/A  | mA    |
|              |                                      | LX150  | 7.0         | 7.0  | 7.0  | 7.0  | mA    |
|              |                                      | LX150T | 7.0         | 7.0  | 7.0  | N/A  | mA    |

## SelectIO™ Interface DC Input and Output Levels

Table 7: Recommended Operating Conditions for User I/Os Using Single-Ended Standards

| I/O Standard           | $V_{CCO}$ for Drivers <sup>(1)</sup> |           |           | $V_{REF}$ for Inputs |           |           |
|------------------------|--------------------------------------|-----------|-----------|----------------------|-----------|-----------|
|                        | $V$ , Min                            | $V$ , Nom | $V$ , Max | $V$ , Min            | $V$ , Nom | $V$ , Max |
| LV TTL                 | 3.0                                  | 3.3       | 3.45      |                      |           |           |
| LVC MOS33              | 3.0                                  | 3.3       | 3.45      |                      |           |           |
| LVC MOS25              | 2.3                                  | 2.5       | 2.7       |                      |           |           |
| LVC MOS18              | 1.65                                 | 1.8       | 1.95      |                      |           |           |
| LVC MOS18_JEDEC        | 1.65                                 | 1.8       | 1.95      |                      |           |           |
| LVC MOS15              | 1.4                                  | 1.5       | 1.6       |                      |           |           |
| LVC MOS15_JEDEC        | 1.4                                  | 1.5       | 1.6       |                      |           |           |
| LVC MOS12              | 1.1                                  | 1.2       | 1.3       |                      |           |           |
| LVC MOS12_JEDEC        | 1.1                                  | 1.2       | 1.3       |                      |           |           |
| PCI33_3 <sup>(2)</sup> | 3.0                                  | 3.3       | 3.45      |                      |           |           |
| PCI66_3 <sup>(2)</sup> | 3.0                                  | 3.3       | 3.45      |                      |           |           |
| I2C                    | 2.7                                  | 3.0       | 3.45      |                      |           |           |
| SMBUS                  | 2.7                                  | 3.0       | 3.45      |                      |           |           |
| SDIO                   | 3.0                                  | 3.3       | 3.45      |                      |           |           |
| MOBILE_DDR             | 1.7                                  | 1.8       | 1.9       |                      |           |           |
| HSTL_I                 | 1.4                                  | 1.5       | 1.6       | 0.68                 | 0.75      | 0.9       |
| HSTL_II                | 1.4                                  | 1.5       | 1.6       | 0.68                 | 0.75      | 0.9       |
| HSTL_III               | 1.4                                  | 1.5       | 1.6       | –                    | 0.9       | –         |
| HSTL_I_18              | 1.7                                  | 1.8       | 1.9       | 0.8                  | 0.9       | 1.1       |
| HSTL_II_18             | 1.7                                  | 1.8       | 1.9       | –                    | 0.9       | –         |
| HSTL_III_18            | 1.7                                  | 1.8       | 1.9       | –                    | 1.1       | –         |
| SSTL3_I                | 3.0                                  | 3.3       | 3.45      | 1.3                  | 1.5       | 1.7       |
| SSTL3_II               | 3.0                                  | 3.3       | 3.45      | 1.3                  | 1.5       | 1.7       |
| SSTL2_I                | 2.3                                  | 2.5       | 2.7       | 1.13                 | 1.25      | 1.38      |
| SSTL2_II               | 2.3                                  | 2.5       | 2.7       | 1.13                 | 1.25      | 1.38      |
| SSTL18_I               | 1.7                                  | 1.8       | 1.9       | 0.833                | 0.9       | 0.969     |
| SSTL18_II              | 1.7                                  | 1.8       | 1.9       | 0.833                | 0.9       | 0.969     |
| SSTL15_II              | 1.425                                | 1.5       | 1.575     | 0.69                 | 0.75      | 0.81      |

**Notes:**

- $V_{CCO}$  range required when using I/O standard for an output. Also required for MOBILE\_DDR, PCI33\_3, LVC MOS18\_JEDEC, LVC MOS15\_JEDEC, and LVC MOS12\_JEDEC inputs, and for LVC MOS25 inputs when  $V_{CCAUX} = 3.3V$ .
- For PCI systems, the transmitter and receiver should have common supplies for  $V_{CCO}$ .

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)

| I/O Standard             | T <sub>IOPI</sub> |      |      |                    | T <sub>IOOP</sub> |      |      |                    | T <sub>IOTP</sub> |      |      |                    | Units |  |
|--------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|--|
|                          | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    |       |  |
|                          | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> |       |  |
| LVCMOS33, Fast, 8 mA     | 1.34              | 1.46 | 1.59 | 1.82               | 2.07              | 2.21 | 2.41 | 3.03               | 2.07              | 2.21 | 2.41 | 3.03               | ns    |  |
| LVCMOS33, Fast, 12 mA    | 1.34              | 1.46 | 1.59 | 1.82               | 1.65              | 1.79 | 1.99 | 2.62               | 1.65              | 1.79 | 1.99 | 2.62               | ns    |  |
| LVCMOS33, Fast, 16 mA    | 1.34              | 1.46 | 1.59 | 1.82               | 1.65              | 1.79 | 1.99 | 2.62               | 1.65              | 1.79 | 1.99 | 2.62               | ns    |  |
| LVCMOS33, Fast, 24 mA    | 1.34              | 1.46 | 1.59 | 1.82               | 1.65              | 1.79 | 1.99 | 2.62               | 1.65              | 1.79 | 1.99 | 2.62               | ns    |  |
| LVCMOS25, QUIETIO, 2 mA  | 0.82              | 0.94 | 1.07 | 1.31               | 4.81              | 4.95 | 5.15 | 5.79               | 4.81              | 4.95 | 5.15 | 5.79               | ns    |  |
| LVCMOS25, QUIETIO, 4 mA  | 0.82              | 0.94 | 1.07 | 1.31               | 3.70              | 3.84 | 4.04 | 4.66               | 3.70              | 3.84 | 4.04 | 4.66               | ns    |  |
| LVCMOS25, QUIETIO, 6 mA  | 0.82              | 0.94 | 1.07 | 1.31               | 3.46              | 3.60 | 3.80 | 4.38               | 3.46              | 3.60 | 3.80 | 4.38               | ns    |  |
| LVCMOS25, QUIETIO, 8 mA  | 0.82              | 0.94 | 1.07 | 1.31               | 3.20              | 3.34 | 3.54 | 4.12               | 3.20              | 3.34 | 3.54 | 4.12               | ns    |  |
| LVCMOS25, QUIETIO, 12 mA | 0.82              | 0.94 | 1.07 | 1.31               | 2.83              | 2.97 | 3.17 | 3.75               | 2.83              | 2.97 | 3.17 | 3.75               | ns    |  |
| LVCMOS25, QUIETIO, 16 mA | 0.82              | 0.94 | 1.07 | 1.31               | 2.64              | 2.78 | 2.98 | 3.64               | 2.64              | 2.78 | 2.98 | 3.64               | ns    |  |
| LVCMOS25, QUIETIO, 24 mA | 0.82              | 0.94 | 1.07 | 1.31               | 2.45              | 2.59 | 2.79 | 3.42               | 2.45              | 2.59 | 2.79 | 3.42               | ns    |  |
| LVCMOS25, Slow, 2 mA     | 0.82              | 0.94 | 1.07 | 1.31               | 3.78              | 3.92 | 4.12 | 4.76               | 3.78              | 3.92 | 4.12 | 4.76               | ns    |  |
| LVCMOS25, Slow, 4 mA     | 0.82              | 0.94 | 1.07 | 1.31               | 2.79              | 2.93 | 3.13 | 3.73               | 2.79              | 2.93 | 3.13 | 3.73               | ns    |  |
| LVCMOS25, Slow, 6 mA     | 0.82              | 0.94 | 1.07 | 1.31               | 2.73              | 2.87 | 3.07 | 3.66               | 2.73              | 2.87 | 3.07 | 3.66               | ns    |  |
| LVCMOS25, Slow, 8 mA     | 0.82              | 0.94 | 1.07 | 1.31               | 2.48              | 2.62 | 2.82 | 3.42               | 2.48              | 2.62 | 2.82 | 3.42               | ns    |  |
| LVCMOS25, Slow, 12 mA    | 0.82              | 0.94 | 1.07 | 1.31               | 2.01              | 2.15 | 2.35 | 2.95               | 2.01              | 2.15 | 2.35 | 2.95               | ns    |  |
| LVCMOS25, Slow, 16 mA    | 0.82              | 0.94 | 1.07 | 1.31               | 2.01              | 2.15 | 2.35 | 2.95               | 2.01              | 2.15 | 2.35 | 2.95               | ns    |  |
| LVCMOS25, Slow, 24 mA    | 0.82              | 0.94 | 1.07 | 1.31               | 2.01              | 2.15 | 2.35 | 2.94               | 2.01              | 2.15 | 2.35 | 2.94               | ns    |  |
| LVCMOS25, Fast, 2 mA     | 0.82              | 0.94 | 1.07 | 1.31               | 3.35              | 3.49 | 3.69 | 4.31               | 3.35              | 3.49 | 3.69 | 4.31               | ns    |  |
| LVCMOS25, Fast, 4 mA     | 0.82              | 0.94 | 1.07 | 1.31               | 2.25              | 2.39 | 2.59 | 3.22               | 2.25              | 2.39 | 2.59 | 3.22               | ns    |  |
| LVCMOS25, Fast, 6 mA     | 0.82              | 0.94 | 1.07 | 1.31               | 2.09              | 2.23 | 2.43 | 3.05               | 2.09              | 2.23 | 2.43 | 3.05               | ns    |  |
| LVCMOS25, Fast, 8 mA     | 0.82              | 0.94 | 1.07 | 1.31               | 2.02              | 2.16 | 2.36 | 2.98               | 2.02              | 2.16 | 2.36 | 2.98               | ns    |  |
| LVCMOS25, Fast, 12 mA    | 0.82              | 0.94 | 1.07 | 1.31               | 1.56              | 1.70 | 1.90 | 2.52               | 1.56              | 1.70 | 1.90 | 2.52               | ns    |  |
| LVCMOS25, Fast, 16 mA    | 0.82              | 0.94 | 1.07 | 1.31               | 1.56              | 1.70 | 1.90 | 2.52               | 1.56              | 1.70 | 1.90 | 2.52               | ns    |  |
| LVCMOS25, Fast, 24 mA    | 0.82              | 0.94 | 1.07 | 1.31               | 1.56              | 1.70 | 1.90 | 2.52               | 1.56              | 1.70 | 1.90 | 2.52               | ns    |  |
| LVCMOS18, QUIETIO, 2 mA  | 1.18              | 1.30 | 1.43 | 2.04               | 5.92              | 6.06 | 6.26 | 6.80               | 5.92              | 6.06 | 6.26 | 6.80               | ns    |  |
| LVCMOS18, QUIETIO, 4 mA  | 1.18              | 1.30 | 1.43 | 2.04               | 4.74              | 4.88 | 5.08 | 5.63               | 4.74              | 4.88 | 5.08 | 5.63               | ns    |  |
| LVCMOS18, QUIETIO, 6 mA  | 1.18              | 1.30 | 1.43 | 2.04               | 4.05              | 4.19 | 4.39 | 4.96               | 4.05              | 4.19 | 4.39 | 4.96               | ns    |  |
| LVCMOS18, QUIETIO, 8 mA  | 1.18              | 1.30 | 1.43 | 2.04               | 3.71              | 3.85 | 4.05 | 4.63               | 3.71              | 3.85 | 4.05 | 4.63               | ns    |  |
| LVCMOS18, QUIETIO, 12 mA | 1.18              | 1.30 | 1.43 | 2.04               | 3.35              | 3.49 | 3.69 | 4.27               | 3.35              | 3.49 | 3.69 | 4.27               | ns    |  |
| LVCMOS18, QUIETIO, 16 mA | 1.18              | 1.30 | 1.43 | 2.04               | 3.20              | 3.34 | 3.54 | 4.14               | 3.20              | 3.34 | 3.54 | 4.14               | ns    |  |
| LVCMOS18, QUIETIO, 24 mA | 1.18              | 1.30 | 1.43 | 2.04               | 2.96              | 3.10 | 3.30 | 3.98               | 2.96              | 3.10 | 3.30 | 3.98               | ns    |  |
| LVCMOS18, Slow, 2 mA     | 1.18              | 1.30 | 1.43 | 2.04               | 4.62              | 4.76 | 4.96 | 5.54               | 4.62              | 4.76 | 4.96 | 5.54               | ns    |  |
| LVCMOS18, Slow, 4 mA     | 1.18              | 1.30 | 1.43 | 2.04               | 3.69              | 3.83 | 4.03 | 4.60               | 3.69              | 3.83 | 4.03 | 4.60               | ns    |  |
| LVCMOS18, Slow, 6 mA     | 1.18              | 1.30 | 1.43 | 2.04               | 3.00              | 3.14 | 3.34 | 3.94               | 3.00              | 3.14 | 3.34 | 3.94               | ns    |  |
| LVCMOS18, Slow, 8 mA     | 1.18              | 1.30 | 1.43 | 2.04               | 2.19              | 2.33 | 2.53 | 3.17               | 2.19              | 2.33 | 2.53 | 3.17               | ns    |  |
| LVCMOS18, Slow, 12 mA    | 1.18              | 1.30 | 1.43 | 2.04               | 1.99              | 2.13 | 2.33 | 2.95               | 1.99              | 2.13 | 2.33 | 2.95               | ns    |  |
| LVCMOS18, Slow, 16 mA    | 1.18              | 1.30 | 1.43 | 2.04               | 1.99              | 2.13 | 2.33 | 2.95               | 1.99              | 2.13 | 2.33 | 2.95               | ns    |  |

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)

| I/O Standard                   | T <sub>IOPI</sub> |      |      |                    | T <sub>IOOP</sub> |      |      |                    | T <sub>IOTP</sub> |      |      |                    | Units |  |
|--------------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|--|
|                                | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    |       |  |
|                                | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> |       |  |
| LVCMOS18, Slow, 24 mA          | 1.18              | 1.30 | 1.43 | 2.04               | 1.99              | 2.13 | 2.33 | 2.95               | 1.99              | 2.13 | 2.33 | 2.95               | ns    |  |
| LVCMOS18, Fast, 2 mA           | 1.18              | 1.30 | 1.43 | 2.04               | 3.59              | 3.73 | 3.93 | 4.53               | 3.59              | 3.73 | 3.93 | 4.53               | ns    |  |
| LVCMOS18, Fast, 4 mA           | 1.18              | 1.30 | 1.43 | 2.04               | 2.39              | 2.53 | 2.73 | 3.35               | 2.39              | 2.53 | 2.73 | 3.35               | ns    |  |
| LVCMOS18, Fast, 6 mA           | 1.18              | 1.30 | 1.43 | 2.04               | 1.88              | 2.02 | 2.22 | 2.84               | 1.88              | 2.02 | 2.22 | 2.84               | ns    |  |
| LVCMOS18, Fast, 8 mA           | 1.18              | 1.30 | 1.43 | 2.04               | 1.81              | 1.95 | 2.15 | 2.77               | 1.81              | 1.95 | 2.15 | 2.77               | ns    |  |
| LVCMOS18, Fast, 12 mA          | 1.18              | 1.30 | 1.43 | 2.04               | 1.71              | 1.85 | 2.05 | 2.67               | 1.71              | 1.85 | 2.05 | 2.67               | ns    |  |
| LVCMOS18, Fast, 16 mA          | 1.18              | 1.30 | 1.43 | 2.04               | 1.71              | 1.85 | 2.05 | 2.67               | 1.71              | 1.85 | 2.05 | 2.67               | ns    |  |
| LVCMOS18, Fast, 24 mA          | 1.18              | 1.30 | 1.43 | 2.04               | 1.71              | 1.85 | 2.05 | 2.67               | 1.71              | 1.85 | 2.05 | 2.67               | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 2 mA  | 0.94              | 1.06 | 1.19 | 1.41               | 5.91              | 6.05 | 6.25 | 6.79               | 5.91              | 6.05 | 6.25 | 6.79               | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 4 mA  | 0.94              | 1.06 | 1.19 | 1.41               | 4.75              | 4.89 | 5.09 | 5.64               | 4.75              | 4.89 | 5.09 | 5.64               | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 6 mA  | 0.94              | 1.06 | 1.19 | 1.41               | 4.04              | 4.18 | 4.38 | 4.96               | 4.04              | 4.18 | 4.38 | 4.96               | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 8 mA  | 0.94              | 1.06 | 1.19 | 1.41               | 3.71              | 3.85 | 4.05 | 4.62               | 3.71              | 3.85 | 4.05 | 4.62               | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 12 mA | 0.94              | 1.06 | 1.19 | 1.41               | 3.35              | 3.49 | 3.69 | 4.28               | 3.35              | 3.49 | 3.69 | 4.28               | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 16 mA | 0.94              | 1.06 | 1.19 | 1.41               | 3.20              | 3.34 | 3.54 | 4.13               | 3.20              | 3.34 | 3.54 | 4.13               | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 24 mA | 0.94              | 1.06 | 1.19 | 1.41               | 2.96              | 3.10 | 3.30 | 3.98               | 2.96              | 3.10 | 3.30 | 3.98               | ns    |  |
| LVCMOS18_JEDEC, Slow, 2 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 4.59              | 4.73 | 4.93 | 5.54               | 4.59              | 4.73 | 4.93 | 5.54               | ns    |  |
| LVCMOS18_JEDEC, Slow, 4 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 3.69              | 3.83 | 4.03 | 4.60               | 3.69              | 3.83 | 4.03 | 4.60               | ns    |  |
| LVCMOS18_JEDEC, Slow, 6 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 3.00              | 3.14 | 3.34 | 3.94               | 3.00              | 3.14 | 3.34 | 3.94               | ns    |  |
| LVCMOS18_JEDEC, Slow, 8 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 2.19              | 2.33 | 2.53 | 3.18               | 2.19              | 2.33 | 2.53 | 3.18               | ns    |  |
| LVCMOS18_JEDEC, Slow, 12 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.99              | 2.13 | 2.33 | 2.95               | 1.99              | 2.13 | 2.33 | 2.95               | ns    |  |
| LVCMOS18_JEDEC, Slow, 16 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.99              | 2.13 | 2.33 | 2.95               | 1.99              | 2.13 | 2.33 | 2.95               | ns    |  |
| LVCMOS18_JEDEC, Slow, 24 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.99              | 2.13 | 2.33 | 2.95               | 1.99              | 2.13 | 2.33 | 2.95               | ns    |  |
| LVCMOS18_JEDEC, Fast, 2 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 3.57              | 3.71 | 3.91 | 4.52               | 3.57              | 3.71 | 3.91 | 4.52               | ns    |  |
| LVCMOS18_JEDEC, Fast, 4 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 2.39              | 2.53 | 2.73 | 3.35               | 2.39              | 2.53 | 2.73 | 3.35               | ns    |  |
| LVCMOS18_JEDEC, Fast, 6 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 1.88              | 2.02 | 2.22 | 2.84               | 1.88              | 2.02 | 2.22 | 2.84               | ns    |  |
| LVCMOS18_JEDEC, Fast, 8 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 1.80              | 1.94 | 2.14 | 2.76               | 1.80              | 1.94 | 2.14 | 2.76               | ns    |  |
| LVCMOS18_JEDEC, Fast, 12 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.72              | 1.86 | 2.06 | 2.68               | 1.72              | 1.86 | 2.06 | 2.68               | ns    |  |
| LVCMOS18_JEDEC, Fast, 16 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.72              | 1.86 | 2.06 | 2.68               | 1.72              | 1.86 | 2.06 | 2.68               | ns    |  |
| LVCMOS18_JEDEC, Fast, 24 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.72              | 1.86 | 2.06 | 2.68               | 1.72              | 1.86 | 2.06 | 2.68               | ns    |  |
| LVCMOS15, QUIETIO, 2 mA        | 0.98              | 1.10 | 1.23 | 1.79               | 5.47              | 5.61 | 5.81 | 6.38               | 5.47              | 5.61 | 5.81 | 6.38               | ns    |  |
| LVCMOS15, QUIETIO, 4 mA        | 0.98              | 1.10 | 1.23 | 1.79               | 4.61              | 4.75 | 4.95 | 5.51               | 4.61              | 4.75 | 4.95 | 5.51               | ns    |  |
| LVCMOS15, QUIETIO, 6 mA        | 0.98              | 1.10 | 1.23 | 1.79               | 4.07              | 4.21 | 4.41 | 4.97               | 4.07              | 4.21 | 4.41 | 4.97               | ns    |  |
| LVCMOS15, QUIETIO, 8 mA        | 0.98              | 1.10 | 1.23 | 1.79               | 3.91              | 4.05 | 4.25 | 4.81               | 3.91              | 4.05 | 4.25 | 4.81               | ns    |  |
| LVCMOS15, QUIETIO, 12 mA       | 0.98              | 1.10 | 1.23 | 1.79               | 3.53              | 3.67 | 3.87 | 4.51               | 3.53              | 3.67 | 3.87 | 4.51               | ns    |  |
| LVCMOS15, QUIETIO, 16 mA       | 0.98              | 1.10 | 1.23 | 1.79               | 3.32              | 3.46 | 3.66 | 4.31               | 3.32              | 3.46 | 3.66 | 4.31               | ns    |  |
| LVCMOS15, Slow, 2 mA           | 0.98              | 1.10 | 1.23 | 1.79               | 4.18              | 4.32 | 4.52 | 5.11               | 4.18              | 4.32 | 4.52 | 5.11               | ns    |  |
| LVCMOS15, Slow, 4 mA           | 0.98              | 1.10 | 1.23 | 1.79               | 3.42              | 3.56 | 3.76 | 4.34               | 3.42              | 3.56 | 3.76 | 4.34               | ns    |  |
| LVCMOS15, Slow, 6 mA           | 0.98              | 1.10 | 1.23 | 1.79               | 2.29              | 2.43 | 2.63 | 3.24               | 2.29              | 2.43 | 2.63 | 3.24               | ns    |  |

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices<sup>(1)</sup> (Cont'd)

| I/O Standard                   | T <sub>IOP1</sub> |      | T <sub>IOOP</sub> |      | T <sub>IOTP</sub> |      | Units |  |
|--------------------------------|-------------------|------|-------------------|------|-------------------|------|-------|--|
|                                | Speed Grade       |      | Speed Grade       |      | Speed Grade       |      |       |  |
|                                | -3                | -2   | -3                | -2   | -3                | -2   |       |  |
| LVCMOS18, QUIETIO, 16 mA       | 1.25              | 1.43 | 3.34              | 3.54 | 3.34              | 3.54 | ns    |  |
| LVCMOS18, QUIETIO, 24 mA       | 1.25              | 1.43 | 3.18              | 3.38 | 3.18              | 3.38 | ns    |  |
| LVCMOS18, Slow, 2 mA           | 1.25              | 1.43 | 4.79              | 4.99 | 4.79              | 4.99 | ns    |  |
| LVCMOS18, Slow, 4 mA           | 1.25              | 1.43 | 3.84              | 4.04 | 3.84              | 4.04 | ns    |  |
| LVCMOS18, Slow, 6 mA           | 1.25              | 1.43 | 3.17              | 3.37 | 3.17              | 3.37 | ns    |  |
| LVCMOS18, Slow, 8 mA           | 1.25              | 1.43 | 2.37              | 2.57 | 2.37              | 2.57 | ns    |  |
| LVCMOS18, Slow, 12 mA          | 1.25              | 1.43 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |  |
| LVCMOS18, Slow, 16 mA          | 1.25              | 1.43 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |  |
| LVCMOS18, Slow, 24 mA          | 1.25              | 1.43 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |  |
| LVCMOS18, Fast, 2 mA           | 1.25              | 1.43 | 3.78              | 3.98 | 3.78              | 3.98 | ns    |  |
| LVCMOS18, Fast, 4 mA           | 1.25              | 1.43 | 2.54              | 2.74 | 2.54              | 2.74 | ns    |  |
| LVCMOS18, Fast, 6 mA           | 1.25              | 1.43 | 2.02              | 2.22 | 2.02              | 2.22 | ns    |  |
| LVCMOS18, Fast, 8 mA           | 1.25              | 1.43 | 1.95              | 2.15 | 1.95              | 2.15 | ns    |  |
| LVCMOS18, Fast, 12 mA          | 1.25              | 1.43 | 1.85              | 2.05 | 1.85              | 2.05 | ns    |  |
| LVCMOS18, Fast, 16 mA          | 1.25              | 1.43 | 1.85              | 2.05 | 1.85              | 2.05 | ns    |  |
| LVCMOS18, Fast, 24 mA          | 1.25              | 1.43 | 1.85              | 2.05 | 1.85              | 2.05 | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 2 mA  | 1.01              | 1.19 | 6.09              | 6.29 | 6.09              | 6.29 | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 4 mA  | 1.01              | 1.19 | 4.89              | 5.09 | 4.89              | 5.09 | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 6 mA  | 1.01              | 1.19 | 4.20              | 4.40 | 4.20              | 4.40 | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 8 mA  | 1.01              | 1.19 | 3.87              | 4.07 | 3.87              | 4.07 | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 12 mA | 1.01              | 1.19 | 3.49              | 3.69 | 3.49              | 3.69 | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 16 mA | 1.01              | 1.19 | 3.34              | 3.54 | 3.34              | 3.54 | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 24 mA | 1.01              | 1.19 | 3.17              | 3.37 | 3.17              | 3.37 | ns    |  |
| LVCMOS18_JEDEC, Slow, 2 mA     | 1.01              | 1.19 | 4.79              | 4.99 | 4.79              | 4.99 | ns    |  |
| LVCMOS18_JEDEC, Slow, 4 mA     | 1.01              | 1.19 | 3.84              | 4.04 | 3.84              | 4.04 | ns    |  |
| LVCMOS18_JEDEC, Slow, 6 mA     | 1.01              | 1.19 | 3.18              | 3.38 | 3.18              | 3.38 | ns    |  |
| LVCMOS18_JEDEC, Slow, 8 mA     | 1.01              | 1.19 | 2.37              | 2.57 | 2.37              | 2.57 | ns    |  |
| LVCMOS18_JEDEC, Slow, 12 mA    | 1.01              | 1.19 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |  |
| LVCMOS18_JEDEC, Slow, 16 mA    | 1.01              | 1.19 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |  |
| LVCMOS18_JEDEC, Slow, 24 mA    | 1.01              | 1.19 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |  |
| LVCMOS18_JEDEC, Fast, 2 mA     | 1.01              | 1.19 | 3.75              | 3.95 | 3.75              | 3.95 | ns    |  |
| LVCMOS18_JEDEC, Fast, 4 mA     | 1.01              | 1.19 | 2.54              | 2.74 | 2.54              | 2.74 | ns    |  |
| LVCMOS18_JEDEC, Fast, 6 mA     | 1.01              | 1.19 | 2.02              | 2.22 | 2.02              | 2.22 | ns    |  |
| LVCMOS18_JEDEC, Fast, 8 mA     | 1.01              | 1.19 | 1.94              | 2.14 | 1.94              | 2.14 | ns    |  |
| LVCMOS18_JEDEC, Fast, 12 mA    | 1.01              | 1.19 | 1.86              | 2.06 | 1.86              | 2.06 | ns    |  |
| LVCMOS18_JEDEC, Fast, 16 mA    | 1.01              | 1.19 | 1.86              | 2.06 | 1.86              | 2.06 | ns    |  |
| LVCMOS18_JEDEC, Fast, 24 mA    | 1.01              | 1.19 | 1.86              | 2.06 | 1.86              | 2.06 | ns    |  |

Table 33: Spartan-6 FPGA V<sub>CCO</sub>/GND Pairs per Bank

| Package  | Devices            | Description                 | Bank 0 | Bank 1 | Bank 2 | Bank 3 | Bank 4 | Bank 5 |
|----------|--------------------|-----------------------------|--------|--------|--------|--------|--------|--------|
| TQG144   | LX                 | V <sub>CCO</sub> /GND Pairs | 3      | 3      | 2      | 3      | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 8      | 8      | 13     | 8      | N/A    | N/A    |
| CPG196   | LX                 | V <sub>CCO</sub> /GND Pairs | 4      | 6      | 4      | 6      | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 6      | 4      | 7      | 4      | N/A    | N/A    |
| CSG225   | LX                 | V <sub>CCO</sub> /GND Pairs | 4      | 4      | 4      | 4      | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 10     | 10     | 9      | 10     | N/A    | N/A    |
| FT(G)256 | LX                 | V <sub>CCO</sub> /GND Pairs | 5      | 6      | 4      | 5      | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 8      | 9      | 9      | 10     | N/A    | N/A    |
| CSG324   | LX                 | V <sub>CCO</sub> /GND Pairs | 6      | 6      | 6      | 6      | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 10     | 9      | 10     | 9      | N/A    | N/A    |
|          | LXT                | V <sub>CCO</sub> /GND Pairs | 4      | 6      | 6      | 6      | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 4      | 9      | 10     | 9      | N/A    | N/A    |
| CS(G)484 | LX                 | V <sub>CCO</sub> /GND Pairs | 8      | 13     | 8      | 13     | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 7      | 8      | 7      | 8      | N/A    | N/A    |
|          | LXT                | V <sub>CCO</sub> /GND Pairs | 7      | 12     | 8      | 13     | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 5      | 8      | 6      | 8      | N/A    | N/A    |
| FG(G)484 | LX                 | V <sub>CCO</sub> /GND Pairs | 10     | 10     | 11     | 11     | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 6      | 8      | 9      | 8      | N/A    | N/A    |
|          | LXT                | V <sub>CCO</sub> /GND Pairs | 6      | 10     | 11     | 10     | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 7      | 8      | 7      | 8      | N/A    | N/A    |
| FG(G)676 | LX45               | V <sub>CCO</sub> /GND Pairs | 12     | 15     | 10     | 16     | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 3      | 7      | 8      | 7      | N/A    | N/A    |
|          | LX75, LX100, LX150 | V <sub>CCO</sub> /GND Pairs | 12     | 9      | 10     | 10     | 6      | 6      |
|          |                    | Maximum I/O per Pair        | 9      | 10     | 9      | 9      | 8      | 9      |
| FG(G)900 | LXT                | V <sub>CCO</sub> /GND Pairs | 10     | 8      | 10     | 8      | 7      | 7      |
|          |                    | Maximum I/O per Pair        | 8      | 7      | 8      | 8      | 7      | 7      |
|          | LX                 | V <sub>CCO</sub> /GND Pairs | 17     | 14     | 17     | 14     | 7      | 8      |
|          |                    | Maximum I/O per Pair        | 7      | 6      | 7      | 8      | 7      | 6      |
|          | LXT                | V <sub>CCO</sub> /GND Pairs | 15     | 14     | 13     | 14     | 7      | 8      |
|          |                    | Maximum I/O per Pair        | 7      | 6      | 8      | 8      | 7      | 6      |

Table 34: SSO Limit per V<sub>CCO</sub>/GND Pair

| V <sub>CCO</sub> | I/O Standard             | Drive | Slew    | SSO Limit per V <sub>CCO</sub> /GND Pair                       |          |   |              |
|------------------|--------------------------|-------|---------|--|----------|---|--------------|
|                  |                          |       |         | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 |          | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 |              |
|                  |                          |       |         | Bank 0/2   | Bank 1/3 | Bank 0/2  | Bank 1/3/4/5 |
| 1.2V             | LVCMOS12, LVCMOS12_JEDEC | 2     | Fast    | 30 <sup>(1)</sup>  | 35       | 30  | 35           |
|                  |                          |       | Slow    | 51   | 55       | 51  | 52           |
|                  |                          |       | QuietIO | 71   | 58       | 71  | 70           |
|                  |                          | 4     | Fast    | 17   | 17       | 17  | 19           |
|                  |                          |       | Slow    | 23   | 25       | 23  | 22           |
|                  |                          |       | QuietIO | 35   | 32       | 35  | 32           |
|                  |                          | 6     | Fast    | 13   | 15       | 13  | 14           |
|                  |                          |       | Slow    | 19   | 20       | 19  | 17           |
|                  |                          |       | QuietIO | 26   | 24       | 26  | 24           |
|                  |                          | 8     | Fast    | N/A  | 12       | N/A   | 12           |
|                  |                          |       | Slow    | N/A  | 15       | N/A   | 13           |
|                  |                          |       | QuietIO | N/A  | 20       | N/A   | 19           |
|                  |                          | 12    | Fast    | N/A  | 5        | N/A   | 4            |
|                  |                          |       | Slow    | N/A  | 8        | N/A   | 5            |
|                  |                          |       | QuietIO | N/A  | 11       | N/A   | 10           |

Table 34: SSO Limit per V<sub>CCO</sub>/GND Pair (Cont'd)

| V <sub>CCO</sub>    | I/O Standard             | Drive | Slew    | SSO Limit per V <sub>CCO</sub> /GND Pair                       |          |   |              |  |  |
|---------------------|--------------------------|-------|---------|--|----------|---|--------------|--|--|
|                     |                          |       |         | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 |          | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 |              |  |  |
|                     |                          |       |         | Bank 0/2   | Bank 1/3 | Bank 0/2  | Bank 1/3/4/5 |  |  |
| 1.8V                | LVCMOS18, LVCMOS18_JEDEC | 2     | Fast    | 39   | 46       | 39  | 47           |  |  |
|                     |                          |       | Slow    | 65   | 75       | 65  | 74           |  |  |
|                     |                          |       | QuietIO | 80   | 80       | 80  | 85           |  |  |
|                     |                          | 4     | Fast    | 22   | 25       | 22  | 25           |  |  |
|                     |                          |       | Slow    | 38   | 36       | 38  | 29           |  |  |
|                     |                          |       | QuietIO | 45   | 40       | 45  | 35           |  |  |
|                     |                          | 6     | Fast    | 16   | 18       | 16  | 17           |  |  |
|                     |                          |       | Slow    | 27   | 25       | 27  | 19           |  |  |
|                     |                          |       | QuietIO | 30   | 28       | 30  | 23           |  |  |
|                     |                          | 8     | Fast    | 13   | 15       | 13  | 14           |  |  |
|                     |                          |       | Slow    | 16   | 18       | 16  | 16           |  |  |
|                     |                          |       | QuietIO | 25   | 22       | 25  | 18           |  |  |
|                     |                          | 12    | Fast    | 5  | 7        | 5   | 5            |  |  |
|                     |                          |       | Slow    | 7  | 8        | 7   | 6            |  |  |
|                     |                          |       | QuietIO | 11   | 10       | 11  | 8            |  |  |
|                     |                          | 16    | Fast    | 4  | 5        | 4   | 4            |  |  |
|                     |                          |       | Slow    | 7  | 8        | 7   | 5            |  |  |
|                     |                          |       | QuietIO | 11   | 10       | 11  | 8            |  |  |
|                     |                          | 24    | Fast    | N/A  | 5        | N/A   | 3            |  |  |
|                     |                          |       | Slow    | N/A  | 8        | N/A   | 8            |  |  |
|                     |                          |       | QuietIO | N/A  | 10       | N/A   | 8            |  |  |
| HSTL_I_18           |                          |       |         | 9  | 10       | 9   | 9            |  |  |
| HSTL_II_18          |                          |       |         | N/A  | 5        | N/A   | 6            |  |  |
| HSTL_III_18         |                          |       |         | 9  | 10       | 9   | 11           |  |  |
| DIFF_HSTL_I_18      |                          |       |         | 27   | 30       | 27  | 27           |  |  |
| DIFF_HSTL_II_18     |                          |       |         | N/A  | 15       | N/A   | 18           |  |  |
| DIFF_HSTL_III_18    |                          |       |         | 27   | 30       | 27  | 33           |  |  |
| MOBILE_DDR (3)      |                          |       |         | 12   | 14       | 12  | 14           |  |  |
| DIFF_MOBILE_DDR (3) |                          |       |         | 36   | 42       | 36  | 42           |  |  |
| SSTL_18_I (3)       |                          |       |         | 9  | 10       | 9   | 10           |  |  |
| SSTL_18_II (3)      |                          |       |         | N/A  | 5        | N/A   | 4            |  |  |
| DIFF_SSTL_18_I (3)  |                          |       |         | 27   | 30       | 27  | 30           |  |  |
| DIFF_SSTL_18_II (3) |                          |       |         | N/A  | 15       | N/A   | 12           |  |  |

Table 34: SSO Limit per V<sub>CCO</sub>/GND Pair (Cont'd)

| V <sub>CCO</sub> | I/O Standard | Drive | Slew    | SSO Limit per V <sub>CCO</sub> /GND Pair                       |          |   |              |  |  |
|------------------|--------------|-------|---------|--|----------|---|--------------|--|--|
|                  |              |       |         | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 |          | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 |              |  |  |
|                  |              |       |         | Bank 0/2   | Bank 1/3 | Bank 0/2  | Bank 1/3/4/5 |  |  |
| 3.3V             | LVTTL        | 2     | Fast    | 53   | 65       | 53  | 62           |  |  |
|                  |              |       | Slow    | 70   | 80       | 70  | 73           |  |  |
|                  |              |       | QuietIO | 79   | 89       | 79  | 91           |  |  |
|                  |              | 4     | Fast    | 23   | 30       | 23  | 27           |  |  |
|                  |              |       | Slow    | 34   | 41       | 34  | 37           |  |  |
|                  |              |       | QuietIO | 44   | 49       | 44  | 46           |  |  |
|                  |              | 6     | Fast    | 16   | 21       | 16  | 20           |  |  |
|                  |              |       | Slow    | 21   | 28       | 21  | 25           |  |  |
|                  |              |       | QuietIO | 34   | 39       | 34  | 34           |  |  |
|                  |              | 8     | Fast    | 12   | 16       | 12  | 15           |  |  |
|                  |              |       | Slow    | 16   | 22       | 16  | 19           |  |  |
|                  |              |       | QuietIO | 27   | 28       | 27  | 24           |  |  |
|                  |              | 12    | Fast    | 1  | 3        | 1   | 1            |  |  |
|                  |              |       | Slow    | 2  | 5        | 2   | 4            |  |  |
|                  |              |       | QuietIO | 2  | 10       | 2   | 8            |  |  |
|                  |              | 16    | Fast    | 1  | 3        | 1   | 1            |  |  |
|                  |              |       | Slow    | 1  | 7        | 1   | 2            |  |  |
|                  |              |       | QuietIO | 3  | 11       | 3   | 8            |  |  |
|                  |              | 24    | Fast    | 1  | 2        | 1   | 1            |  |  |
|                  |              |       | Slow    | 2  | 5        | 2   | 2            |  |  |
|                  |              |       | QuietIO | 8  | 9        | 8   | 8            |  |  |
| PCI33_3          |              |       |         | 18   | 19       | 18  | 19           |  |  |
| PCI66_3          |              |       |         | 18   | 19       | 18  | 19           |  |  |
| SSTL_3_I         |              |       |         | 5  | 8        | 5   | 8            |  |  |
| SSTL_3_II        |              |       |         | 3  | 5        | 3   | 3            |  |  |
| DIFF_SSTL_3_I    |              |       |         | 15   | 24       | 15  | 24           |  |  |
| DIFF_SSTL_3_II   |              |       |         | 9  | 15       | 9   | 9            |  |  |
| SDIO             |              |       |         | 17   | 18       | 17  | 15           |  |  |

## Input Serializer/Deserializer Switching Characteristics

Table 37: ISERDES2 Switching Characteristics

| Symbol  | Description   | Speed Grade    |                |                |                | Units |
|---|---|----------------|----------------|----------------|----------------|-------|
|   |   | -3             | -3N            | -2             | -1L            |       |
| <b>Setup/Hold for Control Lines</b>                       |   |                |                |                |                |       |
| T <sub>ISCKC_BITSLIP</sub> / T <sub>ISCKC_BITSLIP</sub>   | BITSLIP pin Setup/Hold with respect to CLKDIV                     | 0.16/<br>-0.09 | 0.20/<br>-0.09 | 0.31/<br>-0.09 | 0.34/<br>-0.14 | ns    |
| T <sub>ISCKC_CE</sub> / T <sub>ISCKC_CE</sub>             | CE pin Setup/Hold with respect to CLK                             | 0.71/<br>-0.47 | 0.71/<br>-0.42 | 0.97/<br>-0.42 | 1.39/<br>-0.71 | ns    |
| <b>Setup/Hold for Data Lines</b>                          |   |                |                |                |                |       |
| T <sub>ISDCK_D</sub> / T <sub>ISCKD_D</sub>               | D pin Setup/Hold with respect to CLK                              | 0.24/<br>-0.15 | 0.25/<br>-0.05 | 0.29/<br>-0.05 | 0.09/<br>-0.05 | ns    |
| T <sub>ISDCK_DDLY</sub> / T <sub>ISCKD_DDLY</sub>         | DDLY pin Setup/Hold with respect to CLK (using IODELAY2)          | -0.25/<br>0.30 | -0.25/<br>0.42 | -0.25/<br>0.56 | -0.54/<br>0.67 | ns    |
| T <sub>ISDCK_D_DDR</sub> / T <sub>ISCKD_D_DDR</sub>       | D pin Setup/Hold with respect to CLK at DDR mode                  | -0.03/<br>0.04 | -0.03/<br>0.16 | -0.03/<br>0.18 | -0.05/<br>0.12 | ns    |
| T <sub>ISDCK_DDLY_DDR</sub> / T <sub>ISCKD_DDLY_DDR</sub> | D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY2) | -0.40/<br>0.48 | -0.40/<br>0.53 | -0.40/<br>0.71 | -0.71/<br>0.86 | ns    |
| <b>Sequential Delays</b>                                  |   |                |                |                |                |       |
| T <sub>ISCKO_Q</sub>                                      | CLKDIV to out at Q pin  | 1.30           | 1.44           | 2.02           | 2.22           | ns    |
| F <sub>CLKDIV</sub>                                       | CLKDIV maximum frequency  | 270            | 262.5          | 250            | 125            | MHz   |

## Output Serializer/Deserializer Switching Characteristics

Table 38: OSERDES2 Switching Characteristics

| Symbol   | Description                               | Speed Grade    |                |                |                | Units |
|--|---|----------------|----------------|----------------|----------------|-------|
|  |   | -3             | -3N            | -2             | -1L            |       |
| <b>Setup/Hold</b>  |   |                |                |                |                |       |
| T <sub>OSDCK_D</sub> / T <sub>OSCKD_D</sub>                | D input Setup/Hold with respect to CLKDIV | -0.03/<br>1.02 | -0.03/<br>1.17 | -0.03/<br>1.27 | -0.02/<br>0.23 | ns    |
| T <sub>OSDCK_T</sub> / T <sub>OSCKD_T</sub> <sup>(1)</sup> | T input Setup/Hold with respect to CLK    | -0.05/<br>1.03 | -0.05/<br>1.13 | -0.05/<br>1.23 | -0.05/<br>0.24 | ns    |
| T <sub>OSCCK_OCE</sub> / T <sub>OSCKC_OCE</sub>            | OCE input Setup/Hold with respect to CLK  | 0.12/<br>-0.03 | 0.15/<br>-0.03 | 0.24/<br>-0.03 | 0.28/<br>-0.17 | ns    |
| T <sub>OSCCK_TCE</sub> / T <sub>OSCKC_TCE</sub>            | TCE input Setup/Hold with respect to CLK  | 0.14/<br>-0.08 | 0.17/<br>-0.08 | 0.27/<br>-0.08 | 0.31/<br>-0.16 | ns    |
| <b>Sequential Delays</b>                                   |   |                |                |                |                |       |
| T <sub>OSCKO_OQ</sub>                                      | Clock to out from CLK to OQ               | 0.94           | 1.11           | 1.51           | 1.89           | ns    |
| T <sub>OSCKO_TQ</sub>                                      | Clock to out from CLK to TQ               | 0.94           | 1.11           | 1.51           | 1.91           | ns    |
| F <sub>CLKDIV</sub>  | CLKDIV maximum frequency                  | 270            | 262.5          | 250            | 125            | MHz   |

**Notes:**

1. T<sub>OSDCK\_T2</sub> / T<sub>OSCKD\_T2</sub> (T input setup/hold with respect to CLKDIV) are reported as T<sub>OSDCK\_T</sub> / T<sub>OSCKD\_T</sub> in TRACE report.

Table 44: DSP48A1 Switching Characteristics (Cont'd)

| Symbol  | Description                    | Pre-adder | Multiplier | Post-adder        | Speed Grade    |                |                |                 | Units |
|---|--------------------------------|-----------|------------|-------------------|----------------|----------------|----------------|-----------------|-------|
|   |                                |           |            |                   | -3             | -3N            | -2             | -1L             |       |
| $T_{DSPDCK\_OPMODE\_PREG}$ /<br>$T_{DSPCKD\_OPMODE\_PREG}$      | OPMODE input to P register CLK | Yes       | Yes        | Yes               | 6.21/<br>-0.84 | 7.27/<br>-0.84 | 7.27/<br>-0.84 | 10.43/<br>-0.84 | ns    |
|   |                                | No        | Yes        | Yes               | 1.69/<br>-0.87 | 1.98/<br>-0.87 | 1.98/<br>-0.87 | 3.62/<br>-0.87  | ns    |
|   |                                | No        | No         | Yes               | 2.09/<br>-0.22 | 2.30/<br>-0.22 | 2.30/<br>-0.22 | 3.79/<br>-0.22  | ns    |
| <b>Clock to Out from Output Register Clock to Output Pin</b>    |                                |           |            |                   |                |                |                |                 |       |
| $T_{DSPCKO\_P\_PREG}$   | CLK (PREG) to P output         | N/A       | N/A        | N/A               | 1.20           | 1.34           | 1.34           | 1.90            | ns    |
| <b>Clock to Out from Pipeline Register Clock to Output Pins</b> |                                |           |            |                   |                |                |                |                 |       |
| $T_{DSPCKO\_P\_MREG}$   | CLK (MREG) to P output         | N/A       | N/A        | Yes               | 3.38           | 3.95           | 3.95           | 5.83            | ns    |
| <b>Clock to Out from Input Register Clock to Output Pins</b>    |                                |           |            |                   |                |                |                |                 |       |
| $T_{DSPCKO\_P\_A1REG}$  | CLK (A1REG) to P output        | N/A       | Yes        | Yes               | 5.02           | 5.87           | 5.87           | 9.65            | ns    |
| $T_{DSPCKO\_P\_B1REG}$  | CLK (B1REG) to P output        | N/A       | Yes        | Yes               | 5.02           | 5.87           | 5.87           | 9.63            | ns    |
| $T_{DSPCKO\_P\_CREG}$   | CLK (CREG) to P output         | N/A       | N/A        | Yes               | 3.12           | 3.64           | 3.64           | 5.24            | ns    |
| $T_{DSPCKO\_P\_DREG}$   | CLK (DREG) to P output         | Yes       | Yes        | Yes               | 6.77           | 7.92           | 7.92           | 12.53           | ns    |
| <b>Combinatorial Delays from Input Pins to Output Pins</b>      |                                |           |            |                   |                |                |                |                 |       |
| $T_{DSPDO\_A\_P}$   | A input to P output            | N/A       | No         | Yes               | 2.85           | 3.33           | 3.33           | 4.73            | ns    |
|   |                                | N/A       | Yes        | No <sup>(2)</sup> | 3.35           | 3.93           | 3.93           | 6.74            | ns    |
|   |                                | N/A       | Yes        | Yes               | 4.56           | 5.22           | 5.22           | 8.94            | ns    |
| $T_{DSPDO\_B\_P}$   | B input to P output            | Yes       | No         | No <sup>(2)</sup> | 3.22           | 3.76           | 3.76           | 5.55            | ns    |
|   |                                | Yes       | Yes        | No <sup>(2)</sup> | 6.01           | 6.54           | 6.54           | 9.76            | ns    |
|   |                                | Yes       | Yes        | Yes               | 6.27           | 7.34           | 7.34           | 11.96           | ns    |
| $T_{DSPDO\_C\_P}$   | C input to P output            | N/A       | N/A        | Yes               | 2.69           | 3.15           | 3.15           | 4.68            | ns    |
| $T_{DSPDO\_D\_P}$   | D input to P output            | Yes       | Yes        | Yes               | 6.31           | 7.38           | 7.38           | 11.81           | ns    |
| $T_{DSPDO\_OPMODE\_P}$  | OPMODE input to P output       | Yes       | Yes        | Yes               | 6.43           | 7.52           | 7.52           | 11.84           | ns    |
|   |                                | No        | Yes        | Yes               | 4.84           | 5.66           | 5.66           | 9.25            | ns    |
|   |                                | No        | No         | Yes               | 3.11           | 3.49           | 3.49           | 5.03            | ns    |
| <b>Maximum Frequency</b>  |                                |           |            |                   |                |                |                |                 |       |
| $F_{MAX}$   | All registers used             | Yes       | Yes        | Yes               | 390            | 333            | 333            | 213             | MHz   |

**Notes:**

1. A Yes signifies that the component is in the path. A No signifies that the component is being bypassed. N/A signifies not applicable because no path exists.
2. Implemented in the post-adder by adding to zero.

Table 56: Switching Characteristics for the Digital Frequency Synthesizer (DFS) for DCM\_SP<sup>(1)</sup>

| Symbol                                      | Description   | Speed Grade                           |      |     |      |     |      |     |      | Units |  |
|---|---|---------------------------------------|------|-----|------|-----|------|-----|------|-------|--|
|   |   | -3                                    |      | -3N |      | -2  |      | -1L |      |       |  |
|   |   | Min                                   | Max  | Min | Max  | Min | Max  | Min | Max  |       |  |
| <b>Output Frequency Ranges</b>              |   |                                       |      |     |      |     |      |     |      |       |  |
| CLKOUT_FREQ_FX                              | Frequency for the CLKFX and CLKFX180 outputs  | 5                                     | 375  | 5   | 375  | 5   | 333  | 5   | 200  | MHz   |  |
| <b>Output Clock Jitter<sup>(2)(3)</sup></b> |   |                                       |      |     |      |     |      |     |      |       |  |
| CLKOUT_PER_JITT_FX                          | Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN < 20 MHz  | Use the Clocking Wizard               |      |     |      |     |      |     |      | ps    |  |
|   | Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN > 20 MHz  | Typical = ±(1% of CLKFX period + 100) |      |     |      |     |      |     |      | ps    |  |
| <b>Duty Cycle<sup>(4)(5)</sup></b>          |   |                                       |      |     |      |     |      |     |      |       |  |
| CLKOUT_DUTY_CYCLE_FX                        | Duty cycle precision for the CLKFX and CLKFX180 outputs including the BUFGMUX and clock tree duty-cycle distortion  | Maximum = ±(1% of CLKFX period + 350) |      |     |      |     |      |     |      | ps    |  |
| <b>Phase Alignment<sup>(5)</sup></b>        |   |                                       |      |     |      |     |      |     |      |       |  |
| CLKOUT_PHASE_FX                             | Phase offset between the DFS CLKFX output and the DLL CLK0 output when both the DFS and DLL are used  | –                                     | ±200 | –   | ±200 | –   | ±200 | –   | ±250 | ps    |  |
| CLKOUT_PHASE_FX180                          | Phase offset between the DFS CLKFX180 output and the DLL CLK0 output when both the DFS and DLL are used   | Maximum = ±(1% of CLKFX period + 200) |      |     |      |     |      |     |      | ps    |  |
| <b>LOCKED Time</b>                          |   |                                       |      |     |      |     |      |     |      |       |  |
| LOCK_FX <sup>(2)</sup>                      | When FCLKIN < 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time. | –                                     | 5    | –   | 5    | –   | 5    | –   | 5    | ms    |  |
|   | When FCLKIN > 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time. | –                                     | 0.45 | –   | 0.45 | –   | 0.45 | –   | 0.60 | ms    |  |

**Notes:**

- The values in this table are based on the operating conditions described in Table 2 and Table 55.
- For optimal jitter tolerance and a faster LOCK time, use the CLKIN\_PERIOD attribute.
- Output jitter is characterized with no input jitter. Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply, and PCB design. The actual maximum output jitter depends on the system application.
- The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%.
- Some duty cycle and alignment specifications include a percentage of the CLKFX output period. For example, this data sheet specifies a maximum CLKFX jitter of ±(1% of CLKFX period + 200 ps). Assuming that the CLKFX output frequency is 100 MHz, the equivalent CLKFX period is 10 ns, and 1% of 10 ns is 0.1 ns or 100 ps. Accordingly, the maximum jitter is ±(100 ps + 200 ps) = ±300 ps.

Table 57: Switching Characteristics for the Digital Frequency Synthesizer DFS (DCM\_CLKGEN)<sup>(1)</sup> (Cont'd)

| Symbol                                     | Description  | Speed Grade   |     |     |     |     |     |     |     | Units |  |
|--|--|---|-----|-----|-----|-----|-----|-----|-----|-------|--|
|  |  | -3  |     | -3N |     | -2  |     | -1L |     |       |  |
|  |  | Min   | Max | Min | Max | Min | Max | Min | Max |       |  |
| <b>Spread Spectrum</b>                     |  |   |     |     |     |     |     |     |     |       |  |
| F_CLKIN_FIXED_SPREAD_SPECTRUM              | Frequency of the CLKIN input for fixed spread spectrum (SPREAD_SPECTRUM = CENTER_LOW_SPREAD / CENTER_HIGH_SPREAD)        | 30  | 200 | 30  | 200 | 30  | 200 | 30  | 200 | MHz   |  |
| T_CENTER_LOW_SPREAD <sup>(6)</sup>         | Spread at the CLKFX output for fixed spread spectrum (SPREAD_SPECTRUM = CENTER_LOW_SPREAD)                               | Typical = $\frac{100}{\text{CLKFX\_DIVIDE}}$<br>Maximum = 250 |     |     |     |     |     |     |     | ps    |  |
| T_CENTER_HIGH_SPREAD <sup>(6)</sup>        | Spread at the CLKFX output for fixed spread spectrum (SPREAD_SPECTRUM = CENTER_HIGH_SPREAD)                              | Typical = $\frac{240}{\text{CLKFX\_DIVIDE}}$<br>Maximum = 400 |     |     |     |     |     |     |     | ps    |  |
| F_MOD_FIXED_SPREAD_SPECTRUM <sup>(6)</sup> | Average modulation frequency when using fixed spread spectrum (SPREAD_SPECTRUM = CENTER_LOW_SPREAD / CENTER_HIGH_SPREAD) | Typical = $F_{IN}/1024$                                       |     |     |     |     |     |     |     | MHz   |  |

**Notes:**

- The values in this table are based on the operating conditions described in Table 2 and Table 55.
- For optimal jitter tolerance and a faster LOCK time, use the CLKIN\_PERIOD attribute.
- Output jitter is characterized with no input jitter. Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply, and PCB design. The actual maximum output jitter depends on the system application.
- The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%.
- Some duty-cycle and alignment specifications include a percentage of the CLKFX output period. For example, this data sheet specifies a maximum CLKFX jitter of  $\pm(1\% \text{ of CLKFX period} + 200 \text{ ps})$ . Assuming that the CLKFX output frequency is 100 MHz, the equivalent CLKFX period is 10 ns, and 1% of 10 ns is 0.1 ns or 100 ps. Accordingly, the maximum jitter is  $\pm(100 \text{ ps} + 200 \text{ ps}) = \pm300 \text{ ps}$ .
- When using CENTER\_LOW\_SPREAD, CENTER\_HIGH\_SPREAD, the valid values for CLKFX\_MULTIPLY are limited to 2 through 32, and the valid values for CLKFX\_DIVIDE are limited to 1 through 4.

Table 58: Recommended Operating Conditions for the Phase-Shift Clock in Variable Phase Mode (DCM\_SP) or Dynamic Frequency Synthesis (DCM\_CLKGEN)

| Symbol                            | Description   | Speed Grade |     |     |     |     |     |     |     | Units |  |
|-----------------------------------|---|-------------|-----|-----|-----|-----|-----|-----|-----|-------|--|
|                                   |   | -3          |     | -3N |     | -2  |     | -1L |     |       |  |
|                                   |   | Min         | Max | Min | Max | Min | Max | Min | Max |       |  |
| <b>Operating Frequency Ranges</b> |   |             |     |     |     |     |     |     |     |       |  |
| PSCLK_FREQ                        | Frequency for the PSCLK (DCM_SP) or PROGCLK (DCM_CLKGEN) input.                         | 1           | 167 | 1   | 167 | 1   | 167 | 1   | 100 | MHz   |  |
| <b>Input Pulse Requirements</b>   |   |             |     |     |     |     |     |     |     |       |  |
| PSCLK_PULSE                       | PSCLK (DCM_SP) or PROGCLK (DCM_CLKGEN) pulse width as a percentage of the clock period. | 40          | 60  | 40  | 60  | 40  | 60  | 40  | 60  | %     |  |

Table 59: Switching Characteristics for the Phase-Shift Clock in Variable Phase Mode<sup>(1)</sup>

| Symbol                      | Description  | Amount of Phase Shift  | Units |
|-----------------------------|--|--|-------|
| <b>Phase Shifting Range</b> |  |  |       |
| MAX_STEPS <sup>(2)</sup>    | When CLKIN < 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period.      | $\pm(\text{INTEGER}(10 \times (\text{CLKIN} - 3 \text{ ns})))$ | steps |
|                             | When CLKIN $\geq$ 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period. | $\pm(\text{INTEGER}(15 \times (\text{CLKIN} - 3 \text{ ns})))$ | steps |
| FINE_SHIFT_RANGE_MIN        | Minimum guaranteed delay for variable phase shifting.  | $\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MIN})$       | ps    |
| FINE_SHIFT_RANGE_MAX        | Maximum guaranteed delay for variable phase shifting   | $\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MAX})$       | ps    |

**Notes:**

- The values in this table are based on the operating conditions described in Table 53 and Table 58.
- The maximum variable phase shift range, MAX\_STEPS, is only valid when the DCM has no initial fixed-phase shifting, that is, the PHASE\_SHIFT attribute is set to 0.
- The DCM\_DELAY\_STEP values are provided at the end of Table 54.

Table 60: Miscellaneous DCM Timing Parameters<sup>(1)</sup>

| Symbol         | Description                           | Min | Max | Units        |
|----------------|---------------------------------------|-----|-----|--------------|
| DCM_RST_PW_MIN | Minimum duration of a RST pulse width | 3   | –   | CLKIN cycles |

**Notes:**

- This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFXDV, CLKFX180) are unaffected.

Table 61: Frequency Synthesis

| Attribute                   | Min | Max |
|-----------------------------|-----|-----|
| CLKFX_MULTIPLY (DCM_SP)     | 2   | 32  |
| CLKFX_DIVIDE (DCM_SP)       | 1   | 32  |
| CLKDV_DIVIDE (DCM_SP)       | 1.5 | 16  |
| CLKFX_MULTIPLY (DCM_CLKGEN) | 2   | 256 |
| CLKFX_DIVIDE (DCM_CLKGEN)   | 1   | 256 |
| CLKFXDV_DIVIDE (DCM_CLKGEN) | 2   | 32  |

Table 62: DCM Switching Characteristics

| Symbol   | Description            | Speed Grade   |               |               |               | Units |
|--|------------------------|---------------|---------------|---------------|---------------|-------|
|  |                        | -3            | -3N           | -2            | -1L           |       |
| T <sub>DMCCK_PSEN</sub> /T <sub>DMCKC_PSEN</sub>         | PSEN Setup/Hold        | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | ns    |
| T <sub>DMCCK_PSINCDEC</sub> /T <sub>DMCKC_PSINCDEC</sub> | PSINCDEC Setup/Hold    | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | ns    |
| T <sub>DMCKO_PSDONE</sub>                                | Clock to out of PSDONE | 1.50          | 1.50          | 1.50          | 1.50          | ns    |

Table 66: Global Clock Input to Output Delay With PLL in System-Synchronous Mode

| Symbol  | Description                            | Device     | Speed Grade |      |      |      | Units |
|---|--|------------|-------------|------|------|------|-------|
|   |  |            | -3          | -3N  | -2   | -1L  |       |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> PLL in System-Synchronous Mode. |  |            |             |      |      |      |       |
| T <sub>CLOCKPLL</sub>   | Global Clock and OUTFF <i>with</i> PLL | XC6SLX4    | 4.57        | N/A  | 6.25 | 7.34 | ns    |
|   |  | XC6SLX9    | 4.57        | 5.25 | 6.25 | 7.34 | ns    |
|   |  | XC6SLX16   | 4.41        | 4.64 | 5.39 | 6.92 | ns    |
|   |  | XC6SLX25   | 4.03        | 4.32 | 4.91 | 7.64 | ns    |
|   |  | XC6SLX25T  | 4.03        | 4.32 | 4.91 | N/A  | ns    |
|   |  | XC6SLX45   | 4.63        | 4.96 | 5.75 | 7.36 | ns    |
|   |  | XC6SLX45T  | 4.63        | 4.96 | 5.75 | N/A  | ns    |
|   |  | XC6SLX75   | 4.01        | 4.30 | 4.88 | 7.15 | ns    |
|   |  | XC6SLX75T  | 4.01        | 4.30 | 4.88 | N/A  | ns    |
|   |  | XC6SLX100  | 4.02        | 4.33 | 4.90 | 7.37 | ns    |
|   |  | XC6SLX100T | 4.06        | 4.33 | 4.90 | N/A  | ns    |
|   |  | XC6SLX150  | 3.65        | 3.98 | 4.58 | 6.94 | ns    |
|   |  | XC6SLX150T | 3.65        | 3.98 | 4.58 | N/A  | ns    |
|   |  | XA6SLX4    | 4.88        | N/A  | 6.13 | N/A  | ns    |
|   |  | XA6SLX9    | 4.88        | N/A  | 6.13 | N/A  | ns    |
|   |  | XA6SLX16   | 4.74        | N/A  | 5.27 | N/A  | ns    |
|   |  | XA6SLX25   | 4.43        | N/A  | 4.78 | N/A  | ns    |
|   |  | XA6SLX25T  | 4.43        | N/A  | 4.88 | N/A  | ns    |
|   |  | XA6SLX45   | 4.94        | N/A  | 5.62 | N/A  | ns    |
|   |  | XA6SLX45T  | 4.94        | N/A  | 5.62 | N/A  | ns    |
|   |  | XA6SLX75   | 4.32        | N/A  | 4.77 | N/A  | ns    |
|   |  | XA6SLX75T  | 4.32        | N/A  | 4.77 | N/A  | ns    |
|   |  | XA6SLX100  | N/A         | N/A  | 5.41 | N/A  | ns    |
|   |  | XQ6SLX75   | N/A         | N/A  | 4.77 | 7.15 | ns    |
|   |  | XQ6SLX75T  | 4.32        | N/A  | 4.77 | N/A  | ns    |
|   |  | XQ6SLX150  | N/A         | N/A  | 4.60 | 6.94 | ns    |
|   |  | XQ6SLX150T | 4.35        | N/A  | 4.60 | N/A  | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is included in the timing calculation.

Table 68: Global Clock Input to Output Delay With DCM and PLL in System-Synchronous Mode

| Symbol  | Description                             | Device     | Speed Grade |      |      |      | Units |
|---|---|------------|-------------|------|------|------|-------|
|   |   |            | -3          | -3N  | -2   | -1L  |       |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> DCM in System-Synchronous Mode and PLL in DCM2PLL Mode. |   |            |             |      |      |      |       |
| $T_{ICKOFDCM\_PLL}$   | Global Clock and OUTFF with DCM and PLL | XC6SLX4    | 4.78        | N/A  | 6.32 | 7.09 | ns    |
|   |   | XC6SLX9    | 4.78        | 5.24 | 6.32 | 7.09 | ns    |
|   |   | XC6SLX16   | 4.70        | 5.12 | 5.94 | 6.63 | ns    |
|   |   | XC6SLX25   | 4.70        | 5.09 | 5.92 | 7.30 | ns    |
|   |   | XC6SLX25T  | 4.70        | 5.09 | 5.92 | N/A  | ns    |
|   |   | XC6SLX45   | 4.63        | 4.98 | 5.83 | 7.26 | ns    |
|   |   | XC6SLX45T  | 4.63        | 4.98 | 5.83 | N/A  | ns    |
|   |   | XC6SLX75   | 4.68        | 5.04 | 5.88 | 6.90 | ns    |
|   |   | XC6SLX75T  | 4.68        | 5.04 | 5.88 | N/A  | ns    |
|   |   | XC6SLX100  | 4.72        | 5.07 | 5.92 | 7.77 | ns    |
|   |   | XC6SLX100T | 4.76        | 5.07 | 5.92 | N/A  | ns    |
|   |   | XC6SLX150  | 4.44        | 4.73 | 5.31 | 6.96 | ns    |
|   |   | XC6SLX150T | 4.44        | 4.73 | 5.31 | N/A  | ns    |
|   |   | XA6SLX4    | 5.07        | N/A  | 6.18 | N/A  | ns    |
|   |   | XA6SLX9    | 5.07        | N/A  | 6.18 | N/A  | ns    |
|   |   | XA6SLX16   | 5.22        | N/A  | 5.77 | N/A  | ns    |
|   |   | XA6SLX25   | 5.01        | N/A  | 5.80 | N/A  | ns    |
|   |   | XA6SLX25T  | 5.01        | N/A  | 5.90 | N/A  | ns    |
|   |   | XA6SLX45   | 4.93        | N/A  | 5.67 | N/A  | ns    |
|   |   | XA6SLX45T  | 4.93        | N/A  | 5.67 | N/A  | ns    |
|   |   | XA6SLX75   | 4.94        | N/A  | 5.70 | N/A  | ns    |
|   |   | XA6SLX75T  | 4.94        | N/A  | 5.70 | N/A  | ns    |
|   |   | XA6SLX100  | N/A         | N/A  | 5.77 | N/A  | ns    |
|   |   | XQ6SLX75   | N/A         | N/A  | 5.70 | 6.90 | ns    |
|   |   | XQ6SLX75T  | 4.94        | N/A  | 5.70 | N/A  | ns    |
|   |   | XQ6SLX150  | N/A         | N/A  | 5.31 | 6.96 | ns    |
|   |   | XQ6SLX150T | 5.02        | N/A  | 5.31 | N/A  | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM and PLL output jitter are already included in the timing calculation.

Table 77: Global Clock Setup and Hold With DCM and PLL in Source-Synchronous Mode

| Symbol   | Description   | Device     | Speed Grade |           |           |           | Units |
|--|---|------------|-------------|-----------|-----------|-----------|-------|
|  |   |            | -3          | -3N       | -2        | -1L       |       |
| Example Data Input Set-Up and Hold Times Relative to a Forwarded Clock Input Pin, <sup>(1)</sup> Using DCM, PLL, and Global Clock Buffer for the LVCMS25 standard. |   |            |             |           |           |           |       |
| $T_{PSDCMPLL\_0'}$<br>$T_{PHDCMPLL\_0}$  | No Delay Global Clock and IFF <sup>(2)</sup> with DCM in Source-Synchronous Mode and PLL in DCM2PLL Mode. | XC6SLX4    | 0.43/1.07   | N/A       | 0.43/1.43 | 1.10/1.67 | ns    |
|  |   | XC6SLX9    | 0.43/1.03   | 0.45/1.14 | 0.45/1.43 | 1.10/1.67 | ns    |
|  |   | XC6SLX16   | 0.74/0.93   | 0.74/1.12 | 0.74/1.21 | 0.77/1.35 | ns    |
|  |   | XC6SLX25   | 0.67/1.02   | 0.76/1.11 | 0.84/1.18 | 1.23/1.46 | ns    |
|  |   | XC6SLX25T  | 0.67/1.02   | 0.76/1.11 | 0.84/1.18 | N/A       | ns    |
|  |   | XC6SLX45   | 0.65/0.99   | 0.65/1.04 | 0.71/1.12 | 1.18/1.58 | ns    |
|  |   | XC6SLX45T  | 0.65/1.00   | 0.65/1.04 | 0.71/1.12 | N/A       | ns    |
|  |   | XC6SLX75   | 0.86/1.01   | 0.88/1.06 | 0.94/1.14 | 1.29/1.67 | ns    |
|  |   | XC6SLX75T  | 0.86/1.01   | 0.88/1.06 | 0.94/1.14 | N/A       | ns    |
|  |   | XC6SLX100  | 0.50/1.10   | 0.56/1.10 | 0.61/1.17 | 0.84/2.24 | ns    |
|  |   | XC6SLX100T | 0.50/1.10   | 0.56/1.10 | 0.61/1.17 | N/A       | ns    |
|  |   | XC6SLX150  | 0.45/1.28   | 0.47/1.28 | 0.52/1.28 | 1.27/1.56 | ns    |
|  |   | XC6SLX150T | 0.45/1.28   | 0.47/1.28 | 0.52/1.28 | N/A       | ns    |
|  |   | XA6SLX4    | 0.74/1.00   | N/A       | 0.74/1.43 | N/A       | ns    |
|  |   | XA6SLX9    | 0.74/1.00   | N/A       | 0.74/1.43 | N/A       | ns    |
|  |   | XA6SLX16   | 1.81/1.15   | N/A       | 1.81/1.03 | N/A       | ns    |
|  |   | XA6SLX25   | 0.89/1.01   | N/A       | 0.96/1.05 | N/A       | ns    |
|  |   | XA6SLX25T  | 0.89/1.01   | N/A       | 1.04/1.15 | N/A       | ns    |
|  |   | XA6SLX45   | 0.69/0.95   | N/A       | 0.83/0.96 | N/A       | ns    |
|  |   | XA6SLX45T  | 0.69/0.95   | N/A       | 0.83/0.96 | N/A       | ns    |
|  |   | XA6SLX75   | 0.88/0.94   | N/A       | 1.06/0.96 | N/A       | ns    |
|  |   | XA6SLX75T  | 0.88/0.94   | N/A       | 1.06/0.96 | N/A       | ns    |
|  |   | XA6SLX100  | N/A         | N/A       | 1.55/1.33 | N/A       | ns    |
|  |   | XQ6SLX75   | N/A         | N/A       | 1.06/0.96 | 1.29/1.67 | ns    |
|  |   | XQ6SLX75T  | 0.88/0.94   | N/A       | 1.06/0.96 | N/A       | ns    |
|  |   | XQ6SLX150  | N/A         | N/A       | 0.64/1.30 | 1.27/1.56 | ns    |
|  |   | XQ6SLX150T | 0.58/1.30   | N/A       | 0.64/1.30 | N/A       | ns    |

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. The timing values were measured using the fine-phase adjustment feature of the DCM. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG. Package skew is not included in these measurements.
2. IFF = Input Flip-Flop

Table 78: Duty Cycle Distortion and Clock-Tree Skew (Cont'd)

| Symbol          | Description                                 | Device <sup>(1)</sup> | Speed Grade |      |      |      | Units |
|-----------------|---|-----------------------|-------------|------|------|------|-------|
|                 |   |                       | -3          | -3N  | -2   | -1L  |       |
| $T_{BUFIOSKEW}$ | I/O clock tree skew across one clock region | LX4                   | 0.06        | N/A  | 0.06 | 0.07 | ns    |
|                 |   | LX9                   | 0.06        | 0.06 | 0.06 | 0.07 | ns    |
|                 |   | LX16                  | 0.06        | 0.06 | 0.06 | 0.07 | ns    |
|                 |   | LX25                  | 0.06        | 0.06 | 0.06 | 0.07 | ns    |
|                 |   | LX25T                 | 0.06        | 0.06 | 0.06 | N/A  | ns    |
|                 |   | LX45                  | 0.06        | 0.06 | 0.06 | 0.07 | ns    |
|                 |   | LX45T                 | 0.06        | 0.06 | 0.06 | N/A  | ns    |
|                 |   | LX75                  | 0.06        | 0.06 | 0.06 | 0.07 | ns    |
|                 |   | LX75T                 | 0.06        | 0.06 | 0.06 | N/A  | ns    |
|                 |   | LX100                 | 0.06        | 0.06 | 0.06 | 0.07 | ns    |
|                 |   | LX100T                | 0.06        | 0.06 | 0.06 | N/A  | ns    |
|                 |   | LX150                 | 0.06        | 0.06 | 0.06 | 0.07 | ns    |
|                 |   | LX150T                | 0.06        | 0.06 | 0.06 | N/A  | ns    |

**Notes:**

1. LXT devices are not available with a -1L speed grade. The LX4 is not available in -3N speed grade.
2. These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases where other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
3. The  $T_{CKSKEW}$  value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA Editor and Timing Analyzer tools to evaluate clock skew specific to your application.
4. The  $T_{CKSKEW}$  is 0.43 ns for the XA6SLX100 device using a -2 speed grade and 0.22 ns for the XC6SLX100 devices using the -2 speed grade.

Table 79: Package Skew

| Symbol        | Description                 | Device | Package <sup>(2)</sup> | Value | Units |
|---------------|-----------------------------|--------|------------------------|-------|-------|
| $T_{PKGSKEW}$ | Package Skew <sup>(1)</sup> | LX4    | TQG144                 | N/A   | ps    |
|               |                             |        | CPG196                 | 23    | ps    |
|               |                             |        | CSG225                 | 58    | ps    |
|               |                             | LX9    | TQG144                 | N/A   | ps    |
|               |                             |        | CPG196                 | 23    | ps    |
|               |                             |        | CSG225                 | 58    | ps    |
|               |                             |        | FT(G)256               | 88    | ps    |
|               |                             |        | CSG324                 | 64    | ps    |
|               |                             | LX16   | CPG196                 | 19    | ps    |
|               |                             |        | CSG225                 | 70    | ps    |
|               |                             |        | FT(G)256               | 71    | ps    |
|               |                             |        | CSG324                 | 54    | ps    |
|               |                             | LX25   | FT(G)256               | 90    | ps    |
|               |                             |        | CSG324                 | 61    | ps    |
|               |                             |        | FG(G)484               | 84    | ps    |
|               |                             | LX25T  | CSG324                 | 48    | ps    |
|               |                             |        | FG(G)484               | 112   | ps    |

Table 81: Source-Synchronous Pin-to-Pin Setup/Hold and Clock-to-Out Using BUFI02 (Cont'd)

| Symbol                                      | Description                         | Device     | Speed Grade |      |      |      | Units |
|---|-------------------------------------|------------|-------------|------|------|------|-------|
|   |                                     |            | -3          | -3N  | -2   | -1L  |       |
| <b>Pin-to-Pin Clock-to-Out Using BUFI02</b> |                                     |            |             |      |      |      |       |
| TICKOFCs                                    | OFF clock-to-out using BUFI02 clock | XC6SLX4    | 5.51        | N/A  | 6.95 | 8.45 | ns    |
|   |                                     | XC6SLX9    | 5.51        | 5.89 | 6.95 | 8.45 | ns    |
|   |                                     | XC6SLX16   | 5.31        | 5.70 | 6.67 | 8.21 | ns    |
|   |                                     | XC6SLX25   | 5.53        | 6.00 | 7.02 | 8.72 | ns    |
|   |                                     | XC6SLX25T  | 5.53        | 6.00 | 7.02 | N/A  | ns    |
|   |                                     | XC6SLX45   | 5.76        | 6.18 | 7.22 | 8.77 | ns    |
|   |                                     | XC6SLX45T  | 5.76        | 6.18 | 7.22 | N/A  | ns    |
|   |                                     | XC6SLX75   | 5.94        | 6.46 | 7.57 | 9.72 | ns    |
|   |                                     | XC6SLX75T  | 5.94        | 6.46 | 7.57 | N/A  | ns    |
|   |                                     | XC6SLX100  | 6.09        | 6.53 | 7.60 | 9.66 | ns    |
|   |                                     | XC6SLX100T | 6.09        | 6.53 | 7.60 | N/A  | ns    |
|   |                                     | XC6SLX150  | 6.29        | 6.69 | 7.81 | 9.94 | ns    |
|   |                                     | XC6SLX150T | 6.29        | 6.69 | 7.81 | N/A  | ns    |
|   |                                     | XA6SLX4    | 5.83        | N/A  | 6.95 | N/A  | ns    |
|   |                                     | XA6SLX9    | 5.83        | N/A  | 6.95 | N/A  | ns    |
|   |                                     | XA6SLX16   | 5.65        | N/A  | 6.68 | N/A  | ns    |
|   |                                     | XA6SLX25   | 5.85        | N/A  | 7.03 | N/A  | ns    |
|   |                                     | XA6SLX25T  | 5.85        | N/A  | 7.03 | N/A  | ns    |
|   |                                     | XA6SLX45   | 6.07        | N/A  | 7.25 | N/A  | ns    |
|   |                                     | XA6SLX45T  | 6.07        | N/A  | 7.25 | N/A  | ns    |
|   |                                     | XA6SLX75   | 6.26        | N/A  | 7.57 | N/A  | ns    |
|   |                                     | XA6SLX75T  | 6.26        | N/A  | 7.57 | N/A  | ns    |
|   |                                     | XA6SLX100  | N/A         | N/A  | 7.48 | N/A  | ns    |
|   |                                     | XQ6SLX75   | N/A         | N/A  | 7.57 | 9.72 | ns    |
|   |                                     | XQ6SLX75T  | 6.26        | N/A  | 7.57 | N/A  | ns    |
|   |                                     | XQ6SLX150  | N/A         | N/A  | 7.81 | 9.94 | ns    |
|   |                                     | XQ6SLX150T | 6.62        | N/A  | 7.81 | N/A  | ns    |