
E·XFL



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Deta	i	I	s	

Details	
Product Status	Active
Number of LABs/CLBs	11519
Number of Logic Elements/Cells	147443
Total RAM Bits	4939776
Number of I/O	540
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	900-BBGA
Supplier Device Package	900-FBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc6slx150t-2fg900i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2: Recommended Operating Conditions ⁽¹⁾	
----------------------------------------------------------	--

Symbol	Description				Тур	Max	Units
		-3, -3N, -2	Standard performance ⁽²⁾	1.14	1.2	1.26	V
V _{CCINT}	Internal supply voltage relative to GND	-3, -2	Extended performance ⁽²⁾	1.2	1.23	1.26	V
		-1L	Standard performance ⁽²⁾	0.95	1.0	1.05	V
V _{CCAUX} ⁽³⁾⁽⁴⁾	Auxiliary supply voltage relative to GND	$V_{CCAUX} = 2.5$	V ⁽⁵⁾	2.375	2.5	2.625	V
VCCAUX	Auxiliary supply voltage relative to GND	$V_{CCAUX} = 3.3$	V	3.15	3.3	3.45	V
V _{CCO} ⁽⁶⁾⁽⁷⁾⁽⁸⁾	Output supply voltage relative to GND				-	3.45	V
	Input voltage relative to GND	All I/O standards (except PCI)	Commercial temperature (C)	-0.5	—	4.0	V
V			Industrial temperature (I)	-0.5	-	3.95	V
V _{IN}			Expanded (Q) temperature	-0.5	-	3.95	V
		PCI I/O stand	-0.5	-	V _{CCO} + 0.5	V	
I _{IN} (10)	Maximum current through pin using PCI when forward biasing the clamp diode. ⁽⁹⁾		Commercial (C) and Industrial temperature (I)	-	-	10	mA
	Expanded (Q) temperature				_	7	mA
V _{BATT} (11)	Battery voltage relative to GND, $T_j = 0^{\circ}C$ (LX75, LX75T, LX100, LX100T, LX150, a	to +85°C Ind LX150T only)			-	3.6	V
		C) range	0	_	85	°C	
Тj	Junction temperature operating range	Industrial temperature (I) range			-	100	°C
) temperature range	-40	_	125	°C	

Notes:

- 1. All voltages are relative to ground.
- See Interface Performances for Memory Interfaces in Table 25. The extended performance range is specified for designs not using the standard V_{CCINT} voltage range. The standard V_{CCINT} voltage range is used for:
 - Designs that do not use an MCB
 - LX4 devices
 - Devices in the TQG144 or CPG196 packages
 - Devices with the -3N speed grade
- 3. Recommended maximum voltage droop for V_{CCAUX} is 10 mV/ms.
- 4. During configuration, if V_{CCO_2} is 1.8V, then V_{CCAUX} must be 2.5V.
- The -1L devices require V_{CCAUX} = 2.5V when using the LVDS_25, LVDS_33, BLVDS_25, LVPECL_25, RSDS_25, RSDS_33, PPDS_25, and PPDS_33 I/O standards on inputs. LVPECL_33 is not supported in the -1L devices.
- 6. Configuration data is retained even if V_{CCO} drops to 0V.
- 7. Includes V_{CCO} of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
- 8. For PCI systems, the transmitter and receiver should have common supplies for V_{CCO}.
- 9. Devices with a -1L speed grade do not support Xilinx PCI IP.
- 10. Do not exceed a total of 100 mA per bank.
- 11. V_{BATT} is required to maintain the battery backed RAM (BBR) AES key when V_{CCAUX} is not applied. Once V_{CCAUX} is applied, V_{BATT} can be unconnected. When BBR is not used, Xilinx recommends connecting to V_{CCAUX} or GND. However, V_{BATT} can be unconnected.

I/O Standard	V _{CCO} for Drivers					
I/O Standard	V, Min	V, Nom	V, Max			
LVDS_33	3.0	3.3	3.45			
LVDS_25	2.25	2.5	2.75			
BLVDS_25	2.25	2.5	2.75			
MINI_LVDS_33	3.0	3.3	3.45			
MINI_LVDS_25	2.25	2.5	2.75			
LVPECL_33 ⁽¹⁾		N/A–Inputs Only				
LVPECL_25		N/A–Inputs Only				
RSDS_33	3.0	3.3	3.45			
RSDS_25	2.25	2.5	2.75			
TMDS_33 ⁽¹⁾	3.14	3.3	3.45			
PPDS_33	3.0	3.3	3.45			
PPDS_25	2.25	2.5	2.75			
DISPLAY_PORT	2.3	2.5	2.7			
DIFF_MOBILE_DDR	1.7	1.8	1.9			
DIFF_HSTL_I	1.4	1.5	1.6			
DIFF_HSTL_II	1.4	1.5	1.6			
DIFF_HSTL_III	1.4	1.5	1.6			
DIFF_HSTL_I_18	1.7	1.8	1.9			
DIFF_HSTL_II_18	1.7	1.8	1.9			
DIFF_HSTL_III_18	1.7	1.8	1.9			
DIFF_SSTL3_I	3.0	3.3	3.45			
DIFF_SSTL3_II	3.0	3.3	3.45			
DIFF_SSTL2_I	2.3	2.5	2.7			
DIFF_SSTL2_II	2.3	2.5	2.7			
DIFF_SSTL18_I	1.7	1.8	1.9			
DIFF_SSTL18_II	1.7	1.8	1.9			
DIFF_SSTL15_II	1.425	1.5	1.575			

Table 8: Recommended Operating Conditions for User I/Os Using Differential Signal Standards

Notes:

1. LVPECL_33 and TMDS_33 inputs require V_{CCAUX} = 3.3V nominal.

In Table 9 and Table 10, values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

I/O Standard	V _{IL} V, Min V, Max		VIF	1	V _{OL}	V _{OH}	I _{OL}	I _{ОН}
i/O Standard			V, Min	V, Max	V, Max	V, Min	mA	mA
LVTTL	-0.5	0.8	2.0	4.1	0.4	2.4	Note 2	Note 2
LVCMOS33	-0.5	0.8	2.0	4.1	0.4	V _{CCO} – 0.4	Note 2	Note 2
LVCMOS25	-0.5	0.7	1.7	4.1	0.4	V _{CCO} – 0.4	Note 2	Note 2
LVCMOS18	-0.5	0.38	0.8	4.1	0.45	V _{CCO} – 0.45	Note 2	Note 2
LVCMOS18 (-1L)	-0.5	0.33	0.71	4.1	0.45	V _{CCO} – 0.45	Note 2	Note 2
LVCMOS18_JEDEC	-0.5	35% V _{CCO}	65% V _{CCO}	4.1	0.45	V _{CCO} – 0.45	Note 2	Note 2
LVCMOS15	-0.5	0.38	0.8	4.1	25% V _{CCO}	75% V _{CCO}	Note 3	Note 3
LVCMOS15 (-1L)	-0.5	0.33	0.71	4.1	25% V _{CCO}	75% V _{CCO}	Note 3	Note 3
LVCMOS15_JEDEC	-0.5	35% V _{CCO}	65% V _{CCO}	4.1	25% V _{CCO}	75% V _{CCO}	Note 3	Note 3
LVCMOS12	-0.5	0.38	0.8	4.1	0.4	V _{CCO} – 0.4	Note 4	Note 4
LVCMOS12 (-1L)	-0.5	0.33	0.71	4.1	0.4	V _{CCO} – 0.4	Note 4	Note 4
LVCMOS12_JEDEC	-0.5	35% V _{CCO}	65% V _{CCO}	4.1	0.4	V _{CCO} – 0.4	Note 4	Note 4
PCI33_3	-0.5	30% V _{CCO}	50% V _{CCO}	V _{CCO} + 0.5	10% V _{CCO}	90% V _{CCO}	1.5	-0.5
PCI66_3	-0.5	30% V _{CCO}	50% V _{CCO}	V _{CCO} + 0.5	10% V _{CCO}	90% V _{CCO}	1.5	-0.5
I2C	-0.5	25% V _{CCO}	70% V _{CCO}	4.1	20% V _{CCO}	_	3	-
SMBUS	-0.5	0.8	2.1	4.1	0.4	-	4	-
SDIO	-0.5	12.5% V _{CCO}	75% V _{CCO}	4.1	12.5% V _{CCO}	75% V _{CCO}	0.1	-0.1
MOBILE_DDR	-0.5	20% V _{CCO}	80% V _{CCO}	4.1	10% V _{CCO}	90% V _{CCO}	0.1	-0.1
HSTL_I	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	4.1	0.4	V _{CCO} – 0.4	8	-8
HSTL_II	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	4.1	0.4	V _{CCO} – 0.4	16	-16
HSTL_III	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	4.1	0.4	V _{CCO} – 0.4	24	-8
HSTL_I_18	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	4.1	0.4	V _{CCO} – 0.4	11	-11
HSTL_II_18	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	4.1	0.4	V _{CCO} – 0.4	22	-22
HSTL_III_18	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	4.1	0.4	V _{CCO} – 0.4	30	-11
SSTL3_I	-0.5	V _{REF} – 0.2	V _{REF} + 0.2	4.1	V _{TT} – 0.6	V _{TT} + 0.6	8	-8
SSTL3_II	-0.5	V _{REF} – 0.2	V _{REF} + 0.2	4.1	V _{TT} – 0.8	V _{TT} + 0.8	16	-16
SSTL2_I	-0.5	V _{REF} – 0.15	V _{REF} + 0.15	4.1	V _{TT} – 0.61	V _{TT} + 0.61	8.1	-8.1
SSTL2_II	-0.5	V _{REF} – 0.15	V _{REF} + 0.15	4.1	V _{TT} – 0.81	V _{TT} + 0.81	16.2	-16.2
SSTL18_I	-0.5	V _{REF} – 0.125	V _{REF} + 0.125	4.1	V _{TT} – 0.47	V _{TT} + 0.47	6.7	-6.7
SSTL18_II	-0.5	V _{REF} – 0.125	V _{REF} + 0.125	4.1	V _{TT} – 0.60	V _{TT} + 0.60	13.4	-13.4
SSTL15_II	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	4.1	V _{TT} – 0.4	V _{TT} + 0.4	13.4	-13.4

Table 9: Single-Ended I/O Standard DC Input and Out	tput Levels
-----------------------------------------------------	-------------

Notes:

1. Tested according to relevant specifications.

2. Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.

3. Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.

4. Using drive strengths of 2, 4, 6, 8, or 12 mA.

5. For more information, refer to UG381: Spartan-6 FPGA SelectIO Resources User Guide.

Table 26: Spartan-6 Device Speed Grade Designations

Switching Characteristics

All values represented in this data sheet are based on these speed specifications: v1.20 for -3, -3N, and -2; and v1.08 for -1L. Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as

follows:

Advance

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some underreporting might still occur.

Preliminary

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are always representative of worst-case supply voltage and junction temperature conditions.

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device.

The -1L speed grade refers to the lower-power Spartan-6 devices. The -3N speed grade refers to the Spartan-6 devices that do not support MCB functionality.

Table 26 correlates the current status of each Spartan-6device on a per speed grade basis.

Dovice	Speed Grade Designations						
Device	Advance	Preliminary	Production				
XC6SLX4 ⁽¹⁾			-3, -2, -1L				
XC6SLX9			-3, -3N, -2, -1L				
XC6SLX16			-3, -3N, -2, -1L				
XC6SLX25			-3, -3N, -2, -1L				
XC6SLX25T			-3, -3N, -2				
XC6SLX45			-3, -3N, -2, -1L				
XC6SLX45T			-3, -3N, -2				
XC6SLX75			-3, -3N, -2, -1L				
XC6SLX75T			-3, -3N, -2				
XC6SLX100			-3, -3N, -2, -1L				
XC6SLX100T			-3, -3N, -2				
XC6SLX150			-3, -3N, -2, -1L				
XC6SLX150T			-3, -3N, -2				
XA6SLX4			-3, -2				
XA6SLX9			-3, -2				
XA6SLX16			-3, -2				
XA6SLX25			-3, -2				
XA6SLX25T			-3, -2				
XA6SLX45			-3, -2				
XA6SLX45T			-3, -2				
XA6SLX75			-3, -2				
XA6SLX75T			-3, -2				
XA6SLX100			-2				
XQ6SLX75			-2, -1L				
XQ6SLX75T			-3, -2				
XQ6SLX150			-2, -1L				
XQ6SLX150T			-3, -2				

Notes:

1. The XC6SLX4 is not available in the -3N speed grade.

Testing of Switching Characteristics

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Spartan-6 devices.

Table 27: Spartan-6 Device Production Software and Speed Specification Release⁽¹⁾ (Cont'd)

Device	Speed Grade Designations ⁽²⁾								
	-3 ⁽³⁾	-3N	-2 ⁽⁴⁾	-1L					
XQ6SLX75	N/A	N/A	ISE 13.2 v1.19	ISE 13.2 v1.07					
XQ6SLX75T	ISE 13.2 v1.19	N/A	ISE 13.2 v1.19	N/A					
XQ6SLX150	N/A	N/A	ISE 13.2 v1.19	ISE 13.2 v1.07					
XQ6SLX150T	ISE 13.2 v1.19	N/A	ISE 13.2 v1.19	N/A					

Notes:

- 1. ISE 13.3 software with v1.20 for -3, -3N, and -2; and v1.08 for -1L speed specification reflects the changes outlined in XCN11028: Spartan-6 FPGA Speed File Changes.
- 2. As marked with an N/A, LXT devices and all XA devices are not available with a -1L speed grade; LX4 devices and all XA and XQ devices are not available with a -3N speed grade.
- 3. Improved -3 specifications reflected in this data sheet require ISE 12.4 software with v1.15 speed specification.
- 4. Improved -2 specifications reflected in this data sheet require ISE 12.4 software and the *12.4 Speed Files Patch* which contains the v1.17 speed specification available on the <u>Xilinx Download Center</u>.
- 5. ISE 12.3 software with v1.12 speed specification is available using ISE 12.3 software and the *12.3 Speed Files Patch* available on the Xilinx Download Center.
- 6. ISE 12.2 software with v1.11 speed specification is available using ISE 12.2 software and the *12.2 Speed Files Patch* available on the Xilinx Download Center.
- ISE 13.1 software with v1.18 speed specification is available using ISE 13.1 software and the 13.1 Update available on the Xilinx Download Center. See XCN11012: Speed File Change for -3N Devices.

IOB Pad Input/Output/3-State Switching Characteristics

Table 28 (for commercial (XC) Spartan-6 devices) and Table 29 (for Automotive XA Spartan-6 and Defense-grade Spartan-6Q devices) summarizes the values of standard-specific data input delays, output delays terminating at pads (based on standard), and 3-state delays.

- T_{IOPI} is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- T_{IOOP} is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- T_{IOTP} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.

See the TRACE report for further information on delays when using an I/O standard with UNTUNED termination on inputs or outputs.

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices

	T _{IOPI}			T _{IOOP} Speed Grade			T _{IOTP} Speed Grade				Units		
I/O Standard		Speed Grade											
	-3	-3N	-2	-1L ⁽¹⁾	-3	-3N	-2	-1L ⁽¹⁾	-3	-3N	-2	-1L ⁽¹⁾	
LVDS_33	1.17	1.29	1.42	1.68	1.55	1.69	1.89	2.42	3000	3000	3000	3000	ns
LVDS_25	1.01	1.13	1.26	1.57	1.65	1.79	1.99	2.47	3000	3000	3000	3000	ns
BLVDS_25	1.02	1.14	1.27	1.57	1.72	1.86	2.06	2.68	1.72	1.86	2.06	2.68	ns
MINI_LVDS_33	1.17	1.29	1.42	1.68	1.57	1.71	1.91	2.41	3000	3000	3000	3000	ns
MINI_LVDS_25	1.01	1.13	1.26	1.57	1.65	1.79	1.99	2.47	3000	3000	3000	3000	ns
LVPECL_33	1.18	1.30	1.43	1.68	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns
LVPECL_25	1.02	1.14	1.27	1.57	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns
RSDS_33 (point to point)	1.17	1.29	1.42	1.68	1.57	1.71	1.91	2.42	3000	3000	3000	3000	ns
RSDS_25 (point to point)	1.01	1.13	1.26	1.56	1.65	1.79	1.99	2.47	3000	3000	3000	3000	ns
TMDS_33	1.21	1.33	1.46	1.71	1.54	1.68	1.88	2.50	3000	3000	3000	3000	ns

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices⁽¹⁾ (Cont'd)

	Τ _{ΙΟ}	OPI	T _{IC}	ООР	T _{le}	Units	
I/O Standard	Speed	Grade	Speed	Grade	Speed Grade		
	-3	-2	-3	-2	-3	-2	
LVCMOS18, QUIETIO, 16 mA	1.25	1.43	3.34	3.54	3.34	3.54	ns
LVCMOS18, QUIETIO, 24 mA	1.25	1.43	3.18	3.38	3.18	3.38	ns
LVCMOS18, Slow, 2 mA	1.25	1.43	4.79	4.99	4.79	4.99	ns
LVCMOS18, Slow, 4 mA	1.25	1.43	3.84	4.04	3.84	4.04	ns
LVCMOS18, Slow, 6 mA	1.25	1.43	3.17	3.37	3.17	3.37	ns
LVCMOS18, Slow, 8 mA	1.25	1.43	2.37	2.57	2.37	2.57	ns
LVCMOS18, Slow, 12 mA	1.25	1.43	2.13	2.33	2.13	2.33	ns
LVCMOS18, Slow, 16 mA	1.25	1.43	2.13	2.33	2.13	2.33	ns
LVCMOS18, Slow, 24 mA	1.25	1.43	2.13	2.33	2.13	2.33	ns
LVCMOS18, Fast, 2 mA	1.25	1.43	3.78	3.98	3.78	3.98	ns
LVCMOS18, Fast, 4 mA	1.25	1.43	2.54	2.74	2.54	2.74	ns
LVCMOS18, Fast, 6 mA	1.25	1.43	2.02	2.22	2.02	2.22	ns
LVCMOS18, Fast, 8 mA	1.25	1.43	1.95	2.15	1.95	2.15	ns
LVCMOS18, Fast, 12 mA	1.25	1.43	1.85	2.05	1.85	2.05	ns
LVCMOS18, Fast, 16 mA	1.25	1.43	1.85	2.05	1.85	2.05	ns
LVCMOS18, Fast, 24 mA	1.25	1.43	1.85	2.05	1.85	2.05	ns
LVCMOS18_JEDEC, QUIETIO, 2 mA	1.01	1.19	6.09	6.29	6.09	6.29	ns
LVCMOS18_JEDEC, QUIETIO, 4 mA	1.01	1.19	4.89	5.09	4.89	5.09	ns
LVCMOS18_JEDEC, QUIETIO, 6 mA	1.01	1.19	4.20	4.40	4.20	4.40	ns
LVCMOS18_JEDEC, QUIETIO, 8 mA	1.01	1.19	3.87	4.07	3.87	4.07	ns
LVCMOS18_JEDEC, QUIETIO, 12 mA	1.01	1.19	3.49	3.69	3.49	3.69	ns
LVCMOS18_JEDEC, QUIETIO, 16 mA	1.01	1.19	3.34	3.54	3.34	3.54	ns
LVCMOS18_JEDEC, QUIETIO, 24 mA	1.01	1.19	3.17	3.37	3.17	3.37	ns
LVCMOS18_JEDEC, Slow, 2 mA	1.01	1.19	4.79	4.99	4.79	4.99	ns
LVCMOS18_JEDEC, Slow, 4 mA	1.01	1.19	3.84	4.04	3.84	4.04	ns
LVCMOS18_JEDEC, Slow, 6 mA	1.01	1.19	3.18	3.38	3.18	3.38	ns
LVCMOS18_JEDEC, Slow, 8 mA	1.01	1.19	2.37	2.57	2.37	2.57	ns
LVCMOS18_JEDEC, Slow, 12 mA	1.01	1.19	2.13	2.33	2.13	2.33	ns
LVCMOS18_JEDEC, Slow, 16 mA	1.01	1.19	2.13	2.33	2.13	2.33	ns
LVCMOS18_JEDEC, Slow, 24 mA	1.01	1.19	2.13	2.33	2.13	2.33	ns
LVCMOS18_JEDEC, Fast, 2 mA	1.01	1.19	3.75	3.95	3.75	3.95	ns
LVCMOS18_JEDEC, Fast, 4 mA	1.01	1.19	2.54	2.74	2.54	2.74	ns
LVCMOS18_JEDEC, Fast, 6 mA	1.01	1.19	2.02	2.22	2.02	2.22	ns
LVCMOS18_JEDEC, Fast, 8 mA	1.01	1.19	1.94	2.14	1.94	2.14	ns
LVCMOS18_JEDEC, Fast, 12 mA	1.01	1.19	1.86	2.06	1.86	2.06	ns
LVCMOS18_JEDEC, Fast, 16 mA	1.01	1.19	1.86	2.06	1.86	2.06	ns
LVCMOS18_JEDEC, Fast, 24 mA	1.01	1.19	1.86	2.06	1.86	2.06	ns

Description	I/O Standard Attribute	R _{REF} (Ω)	C _{REF} ⁽¹⁾ (pF)	V _{MEAS} (V)	V _{REF} (V)
SSTL, Class II, 2.5V	SSTL2_II	25	0	V_{REF}	1.25
SSTL, Class II, 1.5V	SSTL15_II	25	0	V_{REF}	0.75
LVDS (Low-Voltage Differential Signaling), 2.5V & 3.3V	LVDS_25, LVDS_33	100	0	0 <mark>(3)</mark>	-
BLVDS (Bus LVDS), 2.5V	BLVDS_25	Note 4	0	0 <mark>(3)</mark>	-
Mini-LVDS, 2.5V & 3.3V	MINI_LVDS_25, MINI_LVDS_33	100	0	0 <mark>(3)</mark>	-
RSDS (Reduced Swing Differential Signaling), 2.5V & 3.3V	RSDS_25, RSDS_33	100	0	0 <mark>(3)</mark>	-
TMDS (Transition Minimized Differential Signaling), 3.3V	TMDS_33	Note 5	0	0 <mark>(3)</mark>	-
PPDS (Point-to-Point Differential Signaling, 2.5V & 3.3V	PPDS_25, PPDS_33	100	0	0 ⁽³⁾	_

Notes:

1. C_{REF} is the capacitance of the probe, nominally 0 pF.

2. Per PCI specifications.

3. The value given is the differential output voltage.

4. See the BLVDS Output Termination section in UG381, Spartan-6 FPGA SelectIO Resources User Guide.

5. See the TMDS_33 Termination section in UG381, Spartan-6 FPGA SelectIO Resources User Guide.

Simultaneously Switching Outputs

Due to package electrical parasitics, a given package supports a limited number of simultaneous switching outputs (SSOs) when using fast, high-drive outputs. Table 33 and Table 34 provide guidelines for the recommended maximum allowable number of SSOs. These guidelines describe the maximum number of user I/O pins of an output signal standard that should simultaneously switch in the same direction, while maintaining a safe level of switching noise for that particular signal standard. Meeting these guidelines for the stated test conditions ensures that the FPGA operates free from the adverse effects of GND and power bounce.

For each device/package combination, Table 33 provides the number of equivalent V_{CCO} /GND pairs per bank. For each output signal standard and drive strength, Table 34 recommends the maximum number of SSOs, switching in the same direction, allowed per V_{CCO} /GND pair within an I/O bank. The guidelines are categorized by package style, slew rate, and output drive current. The number of SSOs are also specified by I/O bank. Multiply the appropriate numbers from each table to calculate the maximum number of SSOs allowed within an I/O bank. The guidelines assume that all pins within a bank use the same I/O standard. Exceeding these SSO guidelines can result in increased power or GND bounce, degraded signal integrity, or increased system jitter. For a given I/O standard, if the SSO limit per pair in Table 34 is greater than the maximum I/O per pair in Table 33, then there is no SSO limit for the exclusive use of that I/O standard.

The recommended maximum SSO values assume that the FPGA is soldered on a printed circuit board and that the board uses sound design practices. Due to the additional inductance introduced by the socket, the SSO values do not apply for FPGAs mounted in sockets. The SSO values assume that the V_{CCAUX} is powered at 3.3V. Setting V_{CCAUX} to 2.5V provides better SSO characteristics. For more detail, see <u>UG381</u>: *Spartan-6 FPGA SelectIO Resources User Guide*.

Table 34: SSO Limit per V_{CCO}/GND Pair

				SSO Limit per V _{CCO} /GND Pair						
v _{cco}	I/O Standard	Drive	Slew	All TQG14 CSG225, F1 LX devices	FG(G)676, F	84, FG(G)484, FG(G)900, and es in CSG324				
				Bank 0/2	Bank 1/3	Bank 0/2	Bank 1/3/4/5			
			Fast	30 ⁽¹⁾	35	30	35			
		2	Slow	51	55	51	52			
			QuietIO	71	58	71	70			
			Fast	17	17	17	19			
		4	Slow	23	25	23	22			
			QuietIO	35	32	35	32			
			Fast	13	15	13	14			
1.2V	LVCMOS12, LVCMOS12_JEDEC	6	Slow	19	20	19	17			
			QuietIO	26	24	26	24			
			Fast	N/A	12	N/A	12			
		8	Slow	N/A	15	N/A	13			
			QuietIO	N/A	20	N/A	19			
			Fast	N/A	5	N/A	4			
		12	Slow	N/A	8	N/A	5			
			QuietIO	N/A	11	N/A	10			

Table 34: SSO Limit per V_{CCO}/GND Pair (Cont'd)

				SSO Limit per V _{CCO} /GND Pair						
v _{cco}	I/O Standard	Drive	Slew	CSG225, F1	4, CPG196, (G)256, and in CSG324	FG(G)676, F	4, FG(G)484, G(G)900, and s in CSG324			
				Bank 0/2	Bank 1/3	Bank 0/2	Bank 1/3/4/5			
			Fast	39	46	39	47			
		2	Slow	65	75	65	74			
			QuietIO	80	80	80	85			
			Fast	22	25	22	25			
		4	Slow	38	36	38	29			
			QuietIO	45	40	45	35			
			Fast	16	18	16	17			
		6	Slow	27	25	27	19			
			QuietIO	30	28	30	23			
			Fast	13	15	13	14			
	LVCMOS18, LVCMOS18_JEDEC	8	Slow	16	18	16	16			
			QuietIO	25	22	25	18			
			Fast	5	7	5	5			
		12	Slow	7	8	7	6			
			QuietIO	11	10	11	8			
			Fast	4	5	4	4			
1.8V		16	Slow	7	8	7	5			
			QuietIO	11	10	11	8			
			Fast	N/A	5	N/A	3			
		24	Slow	N/A	8	N/A	8			
			QuietIO	N/A	10	N/A	8			
	HSTL_I_18			9	10	9	9			
	HSTL_II_18			N/A	5	N/A	6			
	HSTL_III_18			9	10	9	11			
	DIFF_HSTL_I_18			27	30	27	27			
	DIFF_HSTL_II_18			N/A	15	N/A	18			
	DIFF_HSTL_III_18			27	30	27	33			
	MOBILE_DDR ⁽³⁾			12	14	12	14			
	DIFF_MOBILE_DDR ⁽³⁾			36	42	36	42			
	SSTL_18_I ⁽³⁾			9	10	9	10			
	SSTL_18_II ⁽³⁾			N/A	5	N/A	4			
	DIFF_SSTL_18_I ⁽³⁾			27	30	27	30			
	DIFF_SSTL_18_II ⁽³⁾			N/A	15	N/A	12			

					SSO Limit per	V _{CCO} /GND Pa	ir	
v _{cco}	I/O Standard	I/O Standard Drive Sle		CSG225, F1	4, CPG196, (G)256, and in CSG324	All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324		
				Bank 0/2	Bank 1/3	Bank 0/2	Bank 1/3/4/5	
			Fast	38	43	38	43	
		2	Slow	46	52	46	48	
			QuietIO	57	64	57	59	
			Fast	21	24	21	23	
		4	Slow	26	31	26	27	
			QuietIO	33	32	33	30	
			Fast	15	17	15	16	
		6	Slow	19	22	19	19	
			QuietIO	25	23	25	19	
			Fast	12	15	12	19	
	LVCMOS25	8	Slow	15	18	15	16	
			QuietIO	21	19	21	16	
2.5V			Fast	1	3	1	1	
		12	Slow	2	7	2	4	
			QuietIO	3	8	3	8	
			Fast	1	3	1	1	
		16	Slow	3	7	3	3	
			QuietIO	4	9	4	8	
			Fast	N/A	3	N/A	1	
		24	Slow	N/A	5	N/A	2	
			QuietIO	N/A	8	N/A	6	
	SSTL_2_I (3)	l		10	11	10	11	
	SSTL_2_II ⁽³⁾			N/A	7	N/A	7	
	DIFF_SSTL_2_I (3)			30	33	30	33	
	DIFF_SSTL_2_II (3)			N/A	21	N/A	24	

CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 41: CLB Distributed RAM Switching Characteristics (SLICEM Only)

Cumbal	Description		Speed	Grade		Unite
Symbol	Description	-3	-3N	-2	-1L	Units
Sequential Delays	5					
Т _{SHCKO}	Clock to A – D outputs	1.26	1.55	1.55	2.35	ns, Max
	Clock to A – D outputs (direct output path)	0.96	1.20	1.20	1.87	ns, Max
Setup and Hold Ti	imes Before/After Clock CLK		1	1		4
T _{DS} /T _{DH}	AX – DX or AI – DI inputs to CLK	0.59/ 0.17	0.73/ 0.22	0.73/ 0.22	1.17/ 0.33	ns, Min
T _{AS} /T _{AH}	Address An inputs to clock for XC devices	0.28/ 0.35	0.32/ 0.42	0.32/ 0.42	0.26/ 0.71	ns, Min
	Address An inputs to clock for XA and XQ devices	0.28/ 0.51	N/A	0.32/ 0.51	0.26/ 0.71	ns, Min
T _{WS} /T _{WH}	WE input to clock	0.31/ -0.08	0.37/ 0.08	0.37/ 0.08	0.59/ 0.27	ns, Min
T _{CECK} /T _{CKCE}	CE input to CLK	0.31/ 0.08	0.37/ -0.08	0.37/ -0.08	0.59/ 0.27	ns, Min

CLB Shift Register Switching Characteristics (SLICEM Only)

Table 42: CLB Shift Register Switching Characteristics

0 mb at	Deservice.		Speed	Grade		
Symbol	Description	-3	-3N	-2	-1L	Units
Sequential Delays						
T _{REG}	Clock to A – D outputs	1.35	1.78	1.78	2.74	ns, Max
	Clock to A – D outputs (direct output path)	1.24	1.65	1.65	2.48	ns, Max
Setup and Hold Ti	mes Before/After Clock CLK	I	1		1	1
T _{WS} /T _{WH}	WE input to CLK	0.20/ -0.07	0.24/ 0.07	0.24/ -0.07	0.29/ 0.27	ns, Min
T _{CECK} /T _{CKCE}	CE input to CLK for XC devices	0.30/ 0.30	0.30/ 0.38	0.30/ 0.38	0.82/ 0.41	ns, Min
	CE input to CLK for XA and XQ devices	0.32/ 0.30	N/A	0.40/ 0.38	0.82/ 0.41	ns, Min
T _{DS} /T _{DH}	AX – DX or AI – DI inputs to CLK	0.07/ 0.11	0.09/ 0.14	0.09/ 0.14	0.11/ 0.23	ns, Min

Configuration Switching Characteristics

Table 47: Configuration Switching Characteristics⁽¹⁾

0 statest	Description		Speed	Grade		
Symbol	Description	-3	-3N	-2	-1L	Units
Power-up Timing Cha	racteristics					
T _{PL} ⁽²⁾	PROGRAM_B Latency	4	4	4	5	ms, Max
T _{POR} ⁽²⁾	Power-on reset (50 ms ramp time) ⁽³⁾	5/30	5/34	5/40	5/40	ms, Min/Max
	Power-on reset (10 ms ramp time)	5/25	5/29	5/35	5/40	ms, Min/Max
T _{PROGRAM}	PROGRAM_B Pulse Width	500	500	500	500	ns, Min
Slave Serial Mode Pro	ogramming Switching	J		I	1	
T _{DCCK} /T _{CCKD}	DIN Setup/Hold, slave mode	6.0/1.0	6.0/1.0	6.0/1.0	8.0/2.0	ns, Min
T _{CCO}	CCLK to DOUT	12	12	12	17	ns, Max
F _{SCCK}	Slave mode external CCLK	80	80	80	50	MHz, Max
	de Programming Switching					
T _{SMDCCK} /T _{SMCCKD}	SelectMAP Data Setup/Hold	6.0/1.0	6.0/1.0	6.0/1.0	8.0/2.0	ns, Min
T _{SMCSCCK} /T _{SMCCKCS}	CSI_B Setup/Hold	7.0/0.0	7.0/0.0	7.0/0.0	9.0/2.0	ns, Min
Т _{SMWCCK} /Т _{SMCCKW}	RDWR_B Setup/Hold	17.0/1.0	17.0/1.0	17.0/1.0	27.0/2.0	ns, Min
T _{SMCKCSO}	CSO_B clock to out	16	16	16	26	ns, Max
T _{SMCO}	CCLK to DATA out in readback	13	13	13	25	ns, Max
T _{SMCKBY}	CCLK to BUSY out in readback	12	12	12	17	ns, Max
	Maximum CCLK frequency (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only)	50	50	50	25	MHz, Max
F _{SMCCK}	Maximum CCLK frequency (LX100 and LX100T in x8 mode, LX150, and LX150T only)	40	40	40	20	MHz, Max
	Maximum CCLK frequency (LX100 and LX100T in x16 mode only)	35	35	35	20	MHz, Max
	Maximum Readback CCLK frequency, including block RAM (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only)	20	20	20	4	MHz, Max
F _{RBCCK}	Maximum Readback CCLK frequency, ignoring block RAM (POST_CRC) (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only)	50	50	50	30	MHz, Max
	Maximum Readback CCLK frequency, including block RAM (LX100, LX100T, LX150, and LX150T only)	12	12	12	4	MHz, Max
	Maximum Readback CCLK frequency, ignoring block RAM (POST_CRC) (LX100, LX100T, LX150, and LX150T only)	35	35	35	20	MHz, Max
Boundary-Scan Port	Timing Specifications					
T _{TAPTCK}	TMS and TDI Setup time before TCK	10	10	10	17	ns, Min
T _{TCKTAP}	TMS and TDI Hold time after TCK	5.5	5.5	5.5	5.5	ns, Min
T _{TCKTDO}	TCK falling edge to TDO output valid	6.5	6.5	6.5	8	ns, Max
Т _{ТСКН}	TCK clock minimum High time	12	12	12	21	ns, Min
T _{TCKL}	TCK clock minimum Low time	12	12	12	21	ns, Min
F _{TCK}	Maximum configuration TCK clock frequency	33	33	33	18	MHz, Max
F _{TCKB}	Maximum boundary-scan TCK clock frequency	33	33	33	18	MHz, Max
F _{TCKAES}	Maximum AES key TCK clock frequency	2	2	2	2	MHz, Max

Symbol	Description		Speed Grade				
Symbol	Description	-3	-3N	-2	-1L	Units	
BPI Master Flash Mo	ode Programming Switching ⁽⁴⁾						
T _{BPICCO} ⁽⁵⁾	A[25:0], FCS_B, FOE_B, FWE_B, LDC outputs valid after CCLK falling edge	15	15	15	20	ns, Max	
T _{BPIICCK}	Master BPI CCLK (output) delay	10/100	10/100	10/100	10/130	µs, Min/Max	
T _{BPIDCC} /T _{BPICCD}	Setup/Hold on D[15:0] data input pins	5.0/1.0	5.0/1.0	5.0/1.0	6.0/2.0	ns, Min	
SPI Master Flash Mo	ode Programming Switching ⁽⁶⁾		1	1	ł	1	
T _{SPIDCC} /T _{SPIDCCD}	DIN, MISO0, MISO1, MISO2, MISO3, Setup/Hold before/after the rising CCLK edge	5.0/1.0	5.0/1.0	5.0/1.0	7.0/1.0	ns, Min	
T _{SPIICCK}	Master SPI CCLK (output) delay	0.4/7.0	0.4/7.0	0.4/7.0	0.4/10.0	µs, Min/Max	
T _{SPICCM}	MOSI clock to out	13	13	13	19	ns, Max	
T _{SPICCFC}	CSO_B clock to out	16	16	16	26	ns, Max	
CCLK Output (Maste	er Modes)		1	1	ł	1	
T _{MCCKL}	Master CCLK clock duty cycle Low		40	/60		%, Min/Max	
Т _{МССКН}	Master CCLK clock duty cycle High		40	/60		%, Min/Max	
F _{MCCK}	Maximum frequency, serial mode (Master Serial/SPI) All devices	40	40	40	30	MHz, Max	
	Maximum frequency, parallel mode (Master SelectMAP/BPI) LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T	40	40	40	25	MHz, Max	
	Maximum frequency, parallel mode (Master SelectMAP/BPI) LX100 and LX100T in x8 mode, LX150, and LX150T	40	40	40	20	MHz, Max	
	Maximum frequency, parallel mode (Master SelectMAP/BPI) LX100 and LX100T in x16 mode	35	35	35	20	MHz, Max	
F _{MCCKTOL}	Frequency Tolerance, master mode	±50	±50	±50	±50	%	
CCLK Input (Slave M	Aodes)		1	1	ł	1	
T _{SCCKL}	Slave CCLK clock minimum Low time	5	5	5	8	ns, Min	
Т _{SCCKH}	Slave CCLK clock minimum High time	5	5	5	8	ns, Min	
USERCCLK Input		·					
T _{USERCCLKL}	USERCCLK clock minimum Low time	12	12	12	16	ns, Min	
T _{USERCCLKH}	USERCCLK clock minimum High time	12	12	12	16	ns, Min	
FUSERCCLK	Maximum USERCCLK frequency	40	40	40	30	MHz, Max	

Table 47: Configuration Switching Characteristics⁽¹⁾ (Cont'd)

Notes:

1. Maximum frequency and setup/hold timing parameters are for 3.3V and 2.5V configuration voltages.

2. To support longer delays in configuration, use the design solutions described in UG380: Spartan-6 FPGA Configuration User Guide.

3. Table 6 specifies the power supply ramp time.

- 4. BPI mode is not supported in:
- LX4, LX25, or LX25T devices
 - LX9 devices in the TQG144 package
 - LX9 or LX16 devices in the CPG196 package.

5. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

Defense-grade Spartan-6Q -2Q devices configure in single default SPI Master (x1) mode at T_j = -55°C. During operation and when using all other configuration functions, the minimum operating temperature is -40°C.

Symbol	Description	Device ⁽¹⁾		Speed	Grade		Units	
Symbol	Description	Device	-3	-3N	-2	-1L	Units	
F _{INMIN}	Minimum Input Clock Frequency	LX devices	19	19	19	19	MHz	
		LXT devices	19	19	19	N/A	MHz	
F _{INJITTER}	Maximum Input Clock Period Jitter: 19-200 MHz	All		1 n	s Maximı	im		
	Maximum Input Clock Period Jitter: > 200 MHz	All	<20% of clock input period Ma					
F _{INDUTY}	Allowable Input Duty Cycle: 19-199 MHz	All	All 25/75					
	Allowable Input Duty Cycle: 200-299 MHz	All		35	/65		%	
	Allowable Input Duty Cycle: > 300 MHz	All		45	/55		%	
F _{VCOMIN}	Minimum PLL VCO Frequency	LX devices	400	400	400	400	MHz	
		LXT devices	400	400	400	N/A	MHz	
F _{VCOMAX}	Maximum PLL VCO Frequency	LX devices	1080	1050	1000	1000	MHz	
		LXT devices	1080	1050	1000	N/A	MHz	
F _{BANDWIDTH}	Low PLL Bandwidth at Typical ⁽³⁾	All	1	1	1	1	MHz	
	High PLL Bandwidth at Typical ⁽³⁾	All	4	4	4	4	MHz	
T _{STAPHAOFFSET}	Static Phase Offset of the PLL Outputs	All	0.12	0.12	0.12	0.15	ns	
T _{OUTJITTER}	PLL Output Jitter ⁽³⁾	All		I	Note 2			
T _{OUTDUTY}	PLL Output Clock Duty Cycle Precision ⁽⁴⁾	All	0.15	0.15	0.20	0.25	ns	
T _{LOCKMAX}	PLL Maximum Lock Time	All	100	100	100	100	μs	
		LX devices	400	400	375	250	MHz	
F	PLL Maximum Output Frequency for BUFGMUX	LXT devices	400	400	375	N/A	MHz	
F _{OUTMAX}		LX devices	1080	1050	950	500	MHz	
	PLL Maximum Output Frequency for BUFPLL	LXT devices	1080	1050	950	N/A	MHz	
F _{OUTMIN}	PLL Minimum Output Frequency ⁽⁵⁾	All	3.125	3.125	3.125	3.125	MHz	
T _{EXTFDVAR}	External Clock Feedback Variation: 19–200 MHz	All		1 n	s Maximu	Im		
	External Clock Feedback Variation: > 200 MHz	All	< 20%	6 of clock	input pe	riod Maxi	mum	
RST _{MINPULSE}	Minimum Reset Pulse Width	All	5	5	5	5	ns	
F _{PFDMAX} ⁽⁵⁾	Maximum Frequency at the Phase Frequency Detector	LX devices	500	500	400	300	MHz	
		LXT devices	500	500	400	N/A	MHz	
F _{PFDMIN}	Minimum Frequency at the Phase Frequency Detector	LX devices	19	19	19	19	MHz	
		LXT devices	19	19	19	N/A	MHz	
T _{FBDELAY}	Maximum Delay in the Feedback Path	All	3	ns Max o	or one CL	KIN cycle	Э	

Table 52: PLL Specification (Cont'd)

Notes:

- LXT devices are not available with a -1L speed grade. 1.
- Values for this parameter are available in the Clocking Wizard. 2.
- The PLL does not filter typical spread spectrum input clocks because they are usually far below the bandwidth filter frequencies. З.
- Includes global clock buffer. 4.
- 5. Calculated as $F_{VCO}/128$ assuming output duty cycle is 50%.
- When using CLK_FEEDBACK = CLKOUT0 with BUFIO2 feedback, the feedback frequency will be higher than the phase frequency detector frequency. $F_{PFDMAX} = F_{CLKFB} / CLKFBOUT_MULT$ 6.

Table 56: Switching Characteristics for the Digital Freque	<pre>icy Synthesizer (DFS) for DCM_SP⁽¹⁾</pre>
	Speed Grade

					Speed	Grade	•				
Symbol	Description		-3	-3	BN	-	2	-1	L	Unite	
		Min	Max	Min	Max	Min	Max	Min	Max		
Output Frequency Ranges					1		1	1	ļ		
CLKOUT_FREQ_FX	Frequency for the CLKFX and CLKFX180 outputs	5	375	5	375	5	333	5	200	MHz	
Output Clock Jitter ⁽²⁾⁽³⁾	L	L	1		1		1	1	1		
CLKOUT_PER_JITT_FX	Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN < 20 MHz			Use	the Clo	cking V	lizard			ps	
	Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN > 20 MHz		Туріс	al = ±(⁻	1% of C	LKFX I	period +	100)		ps	
Duty Cycle ⁽⁴⁾⁽⁵⁾	L	1									
CLKOUT_DUTY_CYCLE_FX	Duty cycle precision for the CLKFX and CLKFX180 outputs including the BUFGMUX and clock tree duty-cycle distortion		Maxim	um = ±	:(1% of	CLKFX	(period	+ 350)		ps	
Phase Alignment ⁽⁵⁾		1									
CLKOUT_PHASE_FX	Phase offset between the DFS CLKFX output and the DLL CLK0 output when both the DFS and DLL are used	_	±200	_	±200	_	±200	_	±250	ps	
CLKOUT_PHASE_FX180	Phase offset between the DFS CLKFX180 output and the DLL CLK0 output when both the DFS and DLL are used		Maxim	ium = ±	:(1% of	CLKFX	(period	+ 200)	<u> </u>	ps	
LOCKED Time	L	L									
	When FCLKIN < 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time.	_	5	_	5	_	5	_	5	ms	
LOCK_FX ⁽²⁾	When FCLKIN > 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time.	_	0.45	_	0.45	_	0.45	_	0.60	ms	

Notes:

1. The values in this table are based on the operating conditions described in Table 2 and Table 55.

2. For optimal jitter tolerance and a faster LOCK time, use the CLKIN_PERIOD attribute.

4. The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%.

Some duty cycle and alignment specifications include a percentage of the CLKFX output frequency is 100 MHz, the equivalent CLKFX period is 10 ns, and 1% of 10 ns is 0.1 ns or 100 ps. Accordingly, the maximum jitter is ±(100 ps + 200 ps) = ±300 ps.

Output jitter is characterized with no input jitter. Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply, and PCB design. The actual maximum output jitter depends on the system application.

					Speed	Grade				
Symbol	Description	-3 -3		N -:		-2 -1L		Units		
		Min	Max	Min	Max	Min	Мах	Min	Max	-
Output Frequency Ranges	(DCM_CLKGEN)									
CLKOUT_FREQ_FX	Frequency for the CLKFX and CLKFX180 outputs	5	375	5	375	5	333	5	200	MHz
CLKOUT_FREQ_FXDV	Frequency for the CLKFXDV output	0.15625	187.5	0.15625	187.5	0.15625	166.5	0.15625	100	MHz
Output Clock Jitter ⁽²⁾⁽³⁾		ł		ł	1			1	1	1
CLKOUT_PER_JITT_FX	Period jitter at the CLKFX and CLKFX180 outputs.		Тур	$ical = \pm [0]$.2% of	CLKFX p	eriod +	100]		ps
CLKOUT_PER_JITT_FXDV	Period jitter at the CLKFXDV output.	Typical = ±[0.2% of CLKFX period + 100]				ps				
CLKFX FREEZE VAR	CLKFX period change in free running oscillator mode at the same temperature. FCLKFX > 50 MHz		I	Maximun	ו = ±3%	of CLKF	-X perio	d		ps
ULKFX_FREEZE_VAR	CLKFX period change in free running oscillator mode at the same temperature. FCLKFX < 50 MHz	Maximum = $\pm 5\%$ of CLKFX period						ps		
CLKFX_FREEZE_TEMP _SLOPE	CLKFX period will change in free_oscillator mode over temperature. Add to CLKFX_FREEZE_VAR to determine total CLKFX period change. Percentage change for CLKFX period over 1°C.	Maximum = 0.1				%/°C				
Duty Cycle ⁽⁴⁾⁽⁵⁾	L									
CLKOUT_DUTY_CYCLE_ FX	Duty cycle precision for the CLKFX and CLKFX180 outputs, including the BUFGMUX and clock tree duty-cycle distortion		Max	imum = =	±[1% of	CLKFX	period +	- 350]		ps
CLKOUT_DUTY_CYCLE_ FXDV	Duty cycle precision for the CLKFXDV outputs, including the BUFGMUX and clock tree duty-cycle distortion	Maximum = ±[1% of CLKFX period + 350]				ps				
Lock Time										
LOCK_FX ⁽²⁾	The time from deassertion at the DCM's Reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX, CLKFX180, and CLKFXDV signals are valid. Lock time requires	_	50	_	50	_	50	_	50	ms
	CLKFX_DIVIDE < F _{IN} /(0.50 MHz) when: F _{CLKIN} < 50 MHz									
	when: F _{CLKIN} > 50 MHz	_	5	_	5	_	5	_	5	ms

Table 57: Switching Characteristics for the Digital Frequency Synthesizer DFS (DCM_CLKGEN)⁽¹⁾

Symbol	Description	Device	Speed Grade				
Symbol	Description	Device	-3	-3N	-2	-1L	Unit
Input Setup and F	lold Time Relative to Global Clock Ir	put Signal for LV	CMOS25 Sta	Indard. <mark>(1)</mark>			
T _{PSPLL} / T _{PHPLL}	No Delay Global Clock and IFF ⁽²⁾	XC6SLX4	1.37/0.25	N/A	1.52/0.41	2.07/0.69	ns
	with PLL in System-Synchronous Mode	XC6SLX9	1.37/0.21	1.48/0.21	1.52/0.26	2.07/0.69	ns
		XC6SLX16	1.33/-0.03	1.53/-0.02	1.60/-0.02	1.57/0.48	ns
		XC6SLX25	1.65/0.28	1.71/0.28	1.91/0.28	2.44/0.76	ns
		XC6SLX25T	1.65/0.28	1.71/0.28	1.91/0.28	N/A	ns
		XC6SLX45	1.55/0.18	1.64/0.18	1.75/0.18	2.02/0.90	ns
		XC6SLX45T	1.55/0.18	1.64/0.18	1.75/0.18	N/A	ns
		XC6SLX75	1.77/0.21	1.89/0.21	2.13/0.21	2.46/0.53	ns
		XC6SLX75T	1.77/0.21	1.89/0.21	2.13/0.21	N/A	ns
		XC6SLX100	1.44/0.32	1.52/0.32	1.70/0.32	1.78/0.86	ns
		XC6SLX100T	1.44/0.32	1.52/0.32	1.70/0.32	N/A	ns
		XC6SLX150	1.39/0.49	1.48/0.49	1.67/0.49	1.94/0.94	ns
		XC6SLX150T	1.39/0.49	1.48/0.49	1.67/0.49	N/A	ns
		XA6SLX4	1.61/0.10	N/A	1.64/0.28	N/A	ns
		XA6SLX9	1.61/0.10	N/A	1.64/0.28	N/A	ns
		XA6SLX16	1.89/-0.08	N/A	1.72/-0.08	N/A	ns
		XA6SLX25	1.85/0.16	N/A	2.08/0.16	N/A	ns
		XA6SLX25T	1.85/0.16	N/A	2.17/0.16	N/A	ns
		XA6SLX45	1.58/0.07	N/A	1.87/0.03	N/A	ns
		XA6SLX45T	1.58/0.07	N/A	1.87/0.03	N/A	ns
		XA6SLX75	1.80/0.06	N/A	2.25/0.06	N/A	ns
		XA6SLX75T	1.80/0.06	N/A	2.25/0.06	N/A	ns
		XA6SLX100	N/A	N/A	2.34/0.14	N/A	ns
		XQ6SLX75	N/A	N/A	2.25/0.06	2.46/0.53	ns
		XQ6SLX75T	1.80/0.06	N/A	2.25/0.06	N/A	ns
		XQ6SLX150	N/A	N/A	1.79/0.37	1.94/0.94	ns
		XQ6SLX150T	1.43/0.37	N/A	1.79/0.37	N/A	ns

Table 74: Global Clock Setup and Hold With PLL in System-Synchronous Mode

Notes:

 Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.

2. IFF = Input Flip-Flop or Latch

3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Symbol	Description	Device	Package ⁽²⁾	Value	Units
T _{PKGSKEW}	Package Skew ⁽¹⁾		CSG324	70	ps
			CS(G)484	99	ps
		LX45	FG(G)484	109	ps
			FG(G)676	138	ps
			CSG324	75	ps
		LX45T	CS(G)484	100	ps
			FG(G)484	95	ps
			CS(G)484	101	ps
		LX75	FG(G)484	107	ps
			FG(G)676	161	ps
			CS(G)484	107	ps
		LX75T	FG(G)484	110	ps
			FG(G)676	134	ps
			CS(G)484	95	ps
		LX100	FG(G)484	155	ps
			FG(G)676	144	ps
		LX100T	CS(G)484	88	ps
			FG(G)484	111	ps
			FG(G)676	147	ps
			FG(G)900	134	ps
			CS(G)484	84	ps
		LX150	FG(G)484	103	ps
		LAISU	FG(G)676	115	ps
			FG(G)900	121	ps
		LX150T	CS(G)484	83	ps
			FG(G)484	88	ps
		LATOUT	FG(G)676	141	ps
			FG(G)900	120	ps

Table 79: Package Skew (Cont'd)

Notes:

These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from Pad to Ball. 1.

2. Some of the devices are available in both Pb and Pb-free (additional G) packages as standard ordering options. See DS160: Spartan-6 Family Overview for more information.

Table 80: Sample Window

Symbol	Description	Device ⁽¹⁾		Units			
		Device	-3	-3N	-2	-1L	- Units
T _{SAMP}	Sampling Error at Receiver Pins ⁽²⁾	All	510	510	530	740	ps
T _{SAMP_BUFIO2}	Sampling Error at Receiver Pins using BUFIO2 ⁽³⁾	All	430	430	450	590	ps

Notes:

LXT devices are not available with a -1L speed grade. 1.

This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the DCM to capture the DDR input registers' edges of operation. These measurements include: 2.

- CLK0 DCM jitter

DCM accuracy (phase offset)
 DCM phase shift resolution

These measurements do not include package or clock tree skew.

This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIO2 clock network and IODELAY2 to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew. З.

Date	Version	Description of Revisions
06/14/10	1.5	In Table 2, added note 5 and added temperature range to V _{FS} and R _{FUSE} . Removed speed grade delineation, revised I _{RPD} description, and updated note 2 in Table 4. Added note 2 to Table 7. Added DIFF_MOBILE_DDR to Table 8 and Table 10. Added note 4 to Table 15. Changed minimum DV _{PPIN} in Table 16. Updated F _{GTPDRPCLK} in Table 19. Increased maximum T _{LLSKEW} in Table 22. Updated descriptions and added data to Table 23. Removed note 1 and added new data to the Networking Applications section in Table 25. Updated Table 26 and Table 27 to the data in ISE v12.1 software with speed specification v1.08. In Table 28, added DIFF_MOBILE_DDR and updated -4 speed grade data. Updated the maximum I/O pairs per bank in Table 33. Updated note 2 on Table 39. Revised the F _{MAX} in Table 44. In Table 47, updated description for T _{SMCKCSO} , revised values for T _{POR} and added Min value, added T _{BPIICCK} and T _{SPIICCK} . Also in Table 47, added device dependencies to F _{SMCCK} and F _{RBCCK} . Updated and added data to Table 63 through Table 78, and Table 81. In Table 79, added data on the XC6SLX45-FG(G)676 and revised the XC6SLX45T and XC6SLX150T values.
		The following changes to this specification are addressed in the product change notice XCN10024, MCB Performance and JTAG Revision Code for Spartan-6 LX16 and LX45 FPGAs.
		In Table 2, revised the V _{CCINT} to add the memory controller block extended performance specifications. In Table 25, changed the standard specifications and added extended performance specifications for the memory controller block and note 2. Added note 4 and updated values in Table 34.
06/24/10	1.6	Production release of XC6SLX45T (-2 and -3 speed grades), XC6SLX16 and XC6SLX45 (-3 speed grade) devices which includes changes to Table 26 and Table 27 (ISE v12.1 software with speed specification v1.08).
		Added the -3N speed grade, which designates Spartan-6 devices that do not support MCB functionality. This includes changes to Table 2 (note 2), Table 25 (note 4), and Switching Characteristics (Table 26).
		Updated Simultaneously Switching Outputs discussion. Added -3 speed grade values for T_{TAP} and F_{MINCAL} values in Table 39. In Table 40, updated T_{RPW} (-2 and -3 speed grade) values and F_{TOG} (-3 speed grade) values. In Table 48, updated T_{GIO} (-2 and -3 speed grade) values. Updated -3 values in spread spectrum section of Table 57.
07/16/10	1.7	Production release of specific devices listed in Table 26 and Table 27 using ISE v12.2 software with speed specification v1.11. Added note 4 advising designers of the patch which contains v1.11. Also updated the -1L speed specification to v1.04. Updated numerous -4 and -1L values. Added -4 T _{TAP} values and F _{MINCAL} to Table 39. Revised T _{CINCK} /T _{CKCIN} in Table 40. In Table 41, revised T _{SHCKO} . In Table 42, revised T _{REG} . Added new -1L values to Table 47. Added and updated values in Table 79.
07/26/10	1.8	Production release of XC6SLX25, XC6SLX25T, XC6SLX100 and XC6SLX100T in the specific speed grades listed in Table 26 and Table 27 using ISE v12.2 software with speed specification v1.11. Added note 7 to Table 2 and moved V_{FS} and R_{FUSE} to a new Table 3. Added I_{HS} and note 4 to Table 4. Added note 1 to Table 28. Added and updated SSO limits per V_{CCO} /GND pairs in Table 34. Added note 3 to Table 47. In Table 54, removed -1L specifications for CLKOUT_PER_JITT_DV1/2 and revised CLKIN_CLKFB_PHASE and CLKOUT_PHASE_DLL values. Updated note 3 in both Table 56 and Table 57.
08/23/10	1.9	Updated values for F _{GTPRANGE1} , F _{GTPRANGE2} , and F _{GPLLMIN} in Table 18. Revised -3 and -4 values in Table 21. Removed the -1L speed grade readback support restriction and note 3 in Table 47.
11/05/10	1.10	Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in Table 26 and Table 27 using ISE v12.3 software with speed specification v1.12 for the -2 speed grade available in the 12.3 <i>Speed Files Patch</i> . Added note 3 advising designers of the patch which contains v1.12.
		In Table 2, added note 4. In Table 4, added note 2. In Table 10, added notes 2 and 3. In Table 44, added note 2. In Table 47, updated symbol for T_{SMWCCK}/T_{SMCCKW} , changed -1L values for $T_{USERCCLKH}$ and $T_{USERCCLKL}$, and added and revised the modes for F_{MCCK} and F_{SMCCK} . In Table 53, redefined and expanded description for CLKIN_FREQ_DLL and rewrote note 3. Updated title of Table 58. Also in Table 78, revised T_{DCD_CLK} for XC6SLX150 and XC6SLX150T. Changed description of T_{PSFD}/T_{PHFD} in Table 71.
		For the -1L speed grade, updated data sheet to ISE 12.3 software with speed specification v1.05 which revised the values in the following tables: Table 25, Table 28, Table 35, Table 36, Table 37, Table 40 through Table 43, Table 48 through Table 56, Table 62 through Table 78, Table 80, and Table 81.

Date	Version	Description of Revisions
01/10/11	1.11	Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in Table 26 and Table 27 using ISE v12.4 software with speed specification v1.15 for the -4, -3, -3N, and -2 speed grades. Added note 3 to Table 27. Also updated the -1L speed grade requirements to ISE v12.4 software with speed specification v1.06. Revised -3N definition throughout the document. Added note 4 to Table 2 and updated note 5. Added information on V _{CCINT} to note 1 in Table 5. Updated Networking Applications -3 values in Table 25 to match improvements made in ISE v12.4. In Table 28, added note 1 and revised the T _{IOTP} values for LVDS_33, LVDS_25, MINI_LVDS_33, MINI_LVDS_25, RSDS_33, RSDS_25, TMDS_33. PPDS_33, and PPDS_25. Added note 3 to Table 55.
02/11/11	1.12	As described in <u>XCN11008</u> : <i>Product Discontinuation Notice For Spartan-6 LXT -4 Devices</i> , the -4 speed specifications have been discontinued. As outlined in page 2 of the XCN, designers currently using -4 speed specifications should rerun timing analysis using the new -3 speed specifications before moving to a replacement device. Updated the networking applications section of Table 25. Updated -2 speed specifications throughout document and added note 3 to Table 27 advising designers to use the -2 speed specification update (v1.17) with the ISE 12.4 software patch. Added F _{CLKDIV} to Table 37 and Table 38. Updated note 2 in Table 39. Updated units for T _{SMCKCSO} and T _{BPICCO} in Table 47. Updated -1L in Table 71. Removed Note 2: <i>Package delay information is available for these device/package combinations. This information can be used to deskew the package</i> from Table 79.
03/31/11	2.0	Production release of XC6SLX45 in the -1L speed grades listed in Table 26 and Table 27 using ISE v13.1 software with -1L speed specification v1.06. In Table 39, removed values in the -1L column and added note 3 as IODELAY2 only supports Tap0 for lower-power devices. Updated copyright page 1 and Notice of Disclaimer.
05/20/11	2.1	Production release of XC6SLX100 and XC6SLX150 in the specific speed grades listed in Table 26 and Table 27 using ISE v13.1 software with -1L speed specification v1.06. Updated Table 27 and Note 7 with changes per <u>XCN11012</u> : <i>Speed File Change for -3N Devices</i> . Revised Switching Characteristics section for speed specifications: v1.18 for -3, -3N, and -2; including improvements in Table 73 through Table 77 and Table 81. Removed <i>Memory Controller Block</i> from the performance heading in Table 2 and revised Note 2. In Table 4, added Note 1 to C _{IN} and updated the description of R _{IN_TERM} . Updated Note 1 in Table 5. Updated Note 1 of Table 7. In Table 25, added and removed -1L specifications, increased the standard performance DDR3 specifications, removed the extended performance DDR3 row and updated Note 3 and Note 4. Clarified the introductory information for Table 28 and Table 30. In Table 32: Revised V _{MEAS} value for LVCMOS12; revised V _{REF} for LVDS_25, LVDS_33, BLVDS_25, MINI_LVDS_25, MINI_LVDS_33, RSDS_25, and RSDS_33; revised R _{REF} for BLVDS_25 and TMDS_33; and added Note 4 and Note 5. Updated Note 2 and Note 3 in Table 39. In Table 47, revised the values and description of T _{POR} including Note 3. Also in Table 47, augmented the description and added specifications for F _{RBCCK} and removed XC6SLX4 from F _{MCCK} (maximum frequency, parallel mode (Master SelectMAP/BPI). Added BUFGMUX to Table 48 title. Added Table 50. In Table 52, revised specifications for T _{EXTFDVAR} and F _{INJITTER} . In Table 54 removed the 5 MHz < CLKIN_FREQ_DLL parameter in the LOCK_FX description. In both Table 56 and Table 57, removed the 5 MHz < F _{CLKIN} parameter in the LOCK_FX description. In Table 58, updated description for PSCLK_FREQ and PSCLK_PULSE.
07/11/11	2.2	 Added the Automotive XA Spartan-6 and Defense-grade Spartan-6Q devices to all appropriate tables while sometimes removing the XC6S nomenclature. Added expanded temperature range (Q) to all appropriate tables. Updated T_{SOL} packages in Table 1. Added R_{OUT_TERM} to Table 4. Updated Note 2 on Table 13. Production release of the XC6SLX4, XC6SLX9, XC6SLX16, XC6SLX25, XC6SLX75, XQ6SLX75, and XQ6SLX150 in Table 26 and Table 27 using ISE v13.2 software with -1L speed specification v1.07. Production release of the XA6SLX16, XA6SLX25T, XA6SLX45, XA6SLX45T, XQ6SLX75, XQ6SLX75, XQ6SLX75T, XQ6SLX150, and XQ6SLX150T in Table 26 and Table 27 using ISE v13.2 software with -2 and -3 speed specification v1.19. Added Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices(1). Updated CS(G)484 from CSG484 throughout data sheet. Clarified Note 3 in Table 39.
08/08/11	2.3	Production release of the XA6SLX25, XA6SLX75, and XA6SLX75T in Table 26 and Table 27 using ISE v13.2 software with -2 and -3 speed specification v1.19.