

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Obsolete
Number of LABs/CLBs	11519
Number of Logic Elements/Cells	147443
Total RAM Bits	4939776
Number of I/O	540
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	900-BBGA
Supplier Device Package	900-FBGA (31x31)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc6slx150t-n3fg900c">https://www.e-xfl.com/product-detail/xilinx/xc6slx150t-n3fg900c</a>

Table 14: GTP Transceiver Current Supply (per Lane)

Symbol	Description	Typ <sup>(1)</sup>	Max	Units
$I_{MGTAVCC}$	GTP transceiver internal analog supply current	40.4	Note 2	mA
$I_{MGTAVTTX}$	GTP transmitter termination supply current	27.4		mA
$I_{MGTAVTRX}$	GTP receiver termination supply current	13.6		mA
$I_{MGTAVCCPLL}$	GTP transmitter and receiver PLL supply current	28.7		mA
$R_{MGTRREF}$	Precision reference resistor for internal calibration termination	$50.0 \pm 1\%$ tolerance		$\Omega$

**Notes:**

1. Typical values are specified at nominal voltage, 25°C, with a 2.5 Gb/s line rate, with a shared PLL use mode.
2. Values for currents of other transceiver configurations and conditions can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

Table 15: GTP Transceiver Quiescent Supply Current (per Lane)<sup>(1)(2)(3)(4)</sup>

Symbol	Description	Typ <sup>(5)</sup>	Max	Units
$I_{MGTAVCCQ}$	Quiescent MGTAVCC supply current	1.7	Note 2	mA
$I_{MGTAVTTXQ}$	Quiescent MGTAVTTX supply current	0.1		mA
$I_{MGTAVTRXQ}$	Quiescent MGTAVTRX supply current	1.2		mA
$I_{MGTAVCCPLQ}$	Quiescent MGTAVCCPLL supply current	1.0		mA

**Notes:**

1. Device powered and unconfigured.
2. Currents for conditions other than values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.
3. GTP transceiver quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTP transceivers.
4. Does not include power-up MGTAVTTRCAL supply current during device configuration.
5. Typical values are specified at nominal voltage, 25°C.

## Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Spartan-6 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [Switching Characteristics, page 19](#).

**Table 25: Interface Performances**

<b>Description</b>	<b>I/O Resource</b>	<b>Clock Buffer</b>	<b>Data Width</b>	<b>Speed Grade</b>				<b>Units</b>		
				<b>-3</b>	<b>-3N</b>	<b>-2</b>	<b>-1L</b>			
<b>Networking Applications<sup>(1)</sup></b>										
SDR LVDS transmitter or receiver	IOB SDR register	BUFG	—	400	400	375	250	Mb/s		
DDR LVDS transmitter or receiver	ODDR2/IDDR2 register	2 BUFGs	—	800	800	750	500	Mb/s		
SDR LVDS transmitter	OSERDES2	BUFPLL	2	500	500	500	250	Mb/s		
			3	750	750	750	375	Mb/s		
			4-8	1080	1050	950	500	Mb/s		
DDR LVDS transmitter	OSERDES2	2 BUFIO2s	2	500	500	500	250	Mb/s		
			3	750	750	750	375	Mb/s		
			4-8	1080	1050	950	500	Mb/s		
SDR LVDS receiver	ISERDES2 in RETIMED mode	BUFPLL	2	500	500	500	—	Mb/s		
			3	750	750	750	—	Mb/s		
			4-8	1080	1050	950	—	Mb/s		
DDR LVDS receiver	ISERDES2 in RETIMED mode	2 BUFIO2s	2	500	500	500	—	Mb/s		
			3	750	750	750	—	Mb/s		
			4-8	1080	1050	950	—	Mb/s		
<b>Memory Interfaces (Implemented using the Spartan-6 FPGA Memory Controller Block)<sup>(2)</sup></b>										
<b>Standard Performance (Standard V<sub>CCINT</sub>)</b>										
DDR				400	<a href="#">Note 4</a>	400	350	Mb/s		
DDR2				667	<a href="#">Note 4</a>	625	400	Mb/s		
DDR3				800	<a href="#">Note 4</a>	667	—	Mb/s		
LPDDR (Mobile_DDR)				400	<a href="#">Note 4</a>	400	350	Mb/s		
<b>Extended Performance (Requires Extended Performance V<sub>CCINT</sub>)<sup>(3)</sup></b>										
DDR2				800	<a href="#">Note 4</a>	667	—	Mb/s		

**Notes:**

- Refer to [XAPP1064](#), *Source-Synchronous Serialization and Deserialization (up to 1050 Mb/s)* and [UG381](#), *Spartan-6 FPGA SelectIO Resources User Guide*.
- Refer to [UG388](#), *Spartan-6 FPGA Memory Controller User Guide*.
- Extended Memory Controller block performance for DDR2 can be achieved using the extended performance V<sub>CCINT</sub> range from [Table 2](#).
- The LX4 device, all devices in the TQG144 and CPG196 packages, and the -3N speed grade do not support a Memory Controller Block.

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices<sup>(1)</sup> (Cont'd)

I/O Standard	T <sub>IOP1</sub>		T <sub>IOOP</sub>		T <sub>IOTP</sub>		Units	
	Speed Grade		Speed Grade		Speed Grade			
	-3	-2	-3	-2	-3	-2		
LVCMOS33, Slow, 6 mA	1.41	1.59	2.79	2.99	2.79	2.99	ns	
LVCMOS33, Slow, 8 mA	1.41	1.59	2.79	2.99	2.79	2.99	ns	
LVCMOS33, Slow, 12 mA	1.41	1.59	2.53	2.73	2.53	2.73	ns	
LVCMOS33, Slow, 16 mA	1.41	1.59	2.45	2.65	2.45	2.65	ns	
LVCMOS33, Slow, 24 mA	1.41	1.59	2.42	2.62	2.42	2.62	ns	
LVCMOS33, Fast, 2 mA	1.41	1.59	4.05	4.25	4.05	4.25	ns	
LVCMOS33, Fast, 4 mA	1.41	1.59	2.66	2.86	2.66	2.86	ns	
LVCMOS33, Fast, 6 mA	1.41	1.59	2.46	2.66	2.46	2.66	ns	
LVCMOS33, Fast, 8 mA	1.41	1.59	2.21	2.41	2.21	2.41	ns	
LVCMOS33, Fast, 12 mA	1.41	1.59	1.80	2.00	1.80	2.00	ns	
LVCMOS33, Fast, 16 mA	1.41	1.59	1.80	2.00	1.80	2.00	ns	
LVCMOS33, Fast, 24 mA	1.41	1.59	1.80	2.00	1.80	2.00	ns	
LVCMOS25, QUIETIO, 2 mA	0.89	1.07	5.00	5.20	5.00	5.20	ns	
LVCMOS25, QUIETIO, 4 mA	0.89	1.07	3.85	4.05	3.85	4.05	ns	
LVCMOS25, QUIETIO, 6 mA	0.89	1.07	3.60	3.80	3.60	3.80	ns	
LVCMOS25, QUIETIO, 8 mA	0.89	1.07	3.34	3.54	3.34	3.54	ns	
LVCMOS25, QUIETIO, 12 mA	0.89	1.07	2.98	3.18	2.98	3.18	ns	
LVCMOS25, QUIETIO, 16 mA	0.89	1.07	2.79	2.99	2.79	2.99	ns	
LVCMOS25, QUIETIO, 24 mA	0.89	1.07	2.64	2.84	2.64	2.84	ns	
LVCMOS25, Slow, 2 mA	0.89	1.07	3.96	4.16	3.96	4.16	ns	
LVCMOS25, Slow, 4 mA	0.89	1.07	2.96	3.16	2.96	3.16	ns	
LVCMOS25, Slow, 6 mA	0.89	1.07	2.88	3.08	2.88	3.08	ns	
LVCMOS25, Slow, 8 mA	0.89	1.07	2.63	2.83	2.63	2.83	ns	
LVCMOS25, Slow, 12 mA	0.89	1.07	2.15	2.35	2.15	2.35	ns	
LVCMOS25, Slow, 16 mA	0.89	1.07	2.15	2.35	2.15	2.35	ns	
LVCMOS25, Slow, 24 mA	0.89	1.07	2.15	2.35	2.15	2.35	ns	
LVCMOS25, Fast, 2 mA	0.89	1.07	3.52	3.72	3.52	3.72	ns	
LVCMOS25, Fast, 4 mA	0.89	1.07	2.43	2.63	2.43	2.63	ns	
LVCMOS25, Fast, 6 mA	0.89	1.07	2.23	2.43	2.23	2.43	ns	
LVCMOS25, Fast, 8 mA	0.89	1.07	2.16	2.36	2.16	2.36	ns	
LVCMOS25, Fast, 12 mA	0.89	1.07	1.70	1.90	1.70	1.90	ns	
LVCMOS25, Fast, 16 mA	0.89	1.07	1.70	1.90	1.70	1.90	ns	
LVCMOS25, Fast, 24 mA	0.89	1.07	1.70	1.90	1.70	1.90	ns	
LVCMOS18, QUIETIO, 2 mA	1.25	1.43	6.11	6.31	6.11	6.31	ns	
LVCMOS18, QUIETIO, 4 mA	1.25	1.43	4.88	5.08	4.88	5.08	ns	
LVCMOS18, QUIETIO, 6 mA	1.25	1.43	4.20	4.40	4.20	4.40	ns	
LVCMOS18, QUIETIO, 8 mA	1.25	1.43	3.86	4.06	3.86	4.06	ns	
LVCMOS18, QUIETIO, 12 mA	1.25	1.43	3.49	3.69	3.49	3.69	ns	

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices<sup>(1)</sup> (Cont'd)

I/O Standard	$T_{IOPI}$		$T_{IOOP}$		$T_{IOTP}$		Units	
	Speed Grade		Speed Grade		Speed Grade			
	-3	-2	-3	-2	-3	-2		
LVCMOS12, QUIETIO, 6 mA	0.98	1.16	4.79	4.99	4.79	4.99	ns	
LVCMOS12, QUIETIO, 8 mA	0.98	1.16	4.43	4.63	4.43	4.63	ns	
LVCMOS12, QUIETIO, 12 mA	0.98	1.16	4.18	4.38	4.18	4.38	ns	
LVCMOS12, Slow, 2 mA	0.98	1.16	5.12	5.32	5.12	5.32	ns	
LVCMOS12, Slow, 4 mA	0.98	1.16	3.00	3.20	3.00	3.20	ns	
LVCMOS12, Slow, 6 mA	0.98	1.16	2.91	3.11	2.91	3.11	ns	
LVCMOS12, Slow, 8 mA	0.98	1.16	2.51	2.71	2.51	2.71	ns	
LVCMOS12, Slow, 12 mA	0.98	1.16	2.25	2.45	2.25	2.45	ns	
LVCMOS12, Fast, 2 mA	0.98	1.16	3.60	3.80	3.60	3.80	ns	
LVCMOS12, Fast, 4 mA	0.98	1.16	2.49	2.69	2.49	2.69	ns	
LVCMOS12, Fast, 6 mA	0.98	1.16	1.94	2.14	1.94	2.14	ns	
LVCMOS12, Fast, 8 mA	0.98	1.16	1.82	2.02	1.82	2.02	ns	
LVCMOS12, Fast, 12 mA	0.98	1.16	1.80	2.00	1.80	2.00	ns	
LVCMOS12_JEDEC, QUIETIO, 2 mA	1.57	1.75	6.53	6.73	6.53	6.73	ns	
LVCMOS12_JEDEC, QUIETIO, 4 mA	1.57	1.75	5.12	5.32	5.12	5.32	ns	
LVCMOS12_JEDEC, QUIETIO, 6 mA	1.57	1.75	4.81	5.01	4.81	5.01	ns	
LVCMOS12_JEDEC, QUIETIO, 8 mA	1.57	1.75	4.44	4.64	4.44	4.64	ns	
LVCMOS12_JEDEC, QUIETIO, 12 mA	1.57	1.75	4.20	4.40	4.20	4.40	ns	
LVCMOS12_JEDEC, Slow, 2 mA	1.57	1.75	5.14	5.34	5.14	5.34	ns	
LVCMOS12_JEDEC, Slow, 4 mA	1.57	1.75	2.99	3.19	2.99	3.19	ns	
LVCMOS12_JEDEC, Slow, 6 mA	1.57	1.75	2.90	3.10	2.90	3.10	ns	
LVCMOS12_JEDEC, Slow, 8 mA	1.57	1.75	2.50	2.70	2.50	2.70	ns	
LVCMOS12_JEDEC, Slow, 12 mA	1.57	1.75	2.26	2.46	2.26	2.46	ns	
LVCMOS12_JEDEC, Fast, 2 mA	1.57	1.75	3.60	3.80	3.60	3.80	ns	
LVCMOS12_JEDEC, Fast, 4 mA	1.57	1.75	2.49	2.69	2.49	2.69	ns	
LVCMOS12_JEDEC, Fast, 6 mA	1.57	1.75	1.94	2.14	1.94	2.14	ns	
LVCMOS12_JEDEC, Fast, 8 mA	1.57	1.75	1.83	2.03	1.83	2.03	ns	
LVCMOS12_JEDEC, Fast, 12 mA	1.57	1.75	1.80	2.00	1.80	2.00	ns	

**Notes:**

1. The Spartan-6Q FPGA -1L values are listed in Table 28.

Table 30 summarizes the value of  $T_{IOTPHZ}$ .  $T_{IOTPHZ}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). These delays are measured using LVCMOS25, Fast, 12 mA.

Table 30: IOB 3-state ON Output Switching Characteristics ( $T_{IOTPHZ}$ )

Symbol	Description	Speed Grade				Units
		-3	-3N	-2	-1L	
$T_{IOTPHZ}$	T input to Pad high-impedance	1.39	1.59	1.59	1.91	ns

## I/O Standard Measurement Methodology

### Input Delay Measurements

**Table 31** shows the test setup parameters used for measuring input delay.

**Table 31: Input Delay Measurement Methodology**


Description	I/O Standard Attribute	$V_L^{(1)}$	$V_H^{(1)}$	$V_{MEAS}^{(3)(4)}$	$V_{REF}^{(2)(4)}$
LVTTL (Low-Voltage Transistor-Transistor Logic)	LVTTL	0	3.0	1.4	—
LVCMOS (Low-Voltage CMOS), 3.3V	LVCMOS33	0	3.3	1.65	—
LVCMOS, 2.5V	LVCMOS25	0	2.5	1.25	—
LVCMOS, 1.8V	LVCMOS18	0	1.8	0.9	—
LVCMOS, 1.5V	LVCMOS15	0	1.5	0.75	—
LVCMOS, 1.2V	LVCMOS12	0	1.2	0.6	—
PCI (Peripheral Component Interface), 33 MHz and 66 MHz, 3.3V	PCI33_3, PCI66_3	Per PCI Specification			—
HSTL (High-Speed Transceiver Logic), Class I & II	HSTL_I, HSTL_II	$V_{REF} - 0.5$	$V_{REF} + 0.5$	$V_{REF}$	0.75
HSTL, Class III	HSTL_III	$V_{REF} - 0.5$	$V_{REF} + 0.5$	$V_{REF}$	0.90
HSTL, Class I & II, 1.8V	HSTL_I_18, HSTL_II_18	$V_{REF} - 0.5$	$V_{REF} + 0.5$	$V_{REF}$	0.90
HSTL, Class III 1.8V	HSTL_III_18	$V_{REF} - 0.5$	$V_{REF} + 0.5$	$V_{REF}$	1.1
SSTL (Stub Terminated Transceiver Logic), Class I & II, 3.3V	SSTL3_I, SSTL3_II	$V_{REF} - 0.75$	$V_{REF} + 0.75$	$V_{REF}$	1.5
SSTL, Class I & II, 2.5V	SSTL2_I, SSTL2_II	$V_{REF} - 0.75$	$V_{REF} + 0.75$	$V_{REF}$	1.25
SSTL, Class I & II, 1.8V	SSTL18_I, SSTL18_II	$V_{REF} - 0.5$	$V_{REF} + 0.5$	$V_{REF}$	0.90
SSTL, Class II, 1.5V	SSTL15_II	$V_{REF} - 0.2$	$V_{REF} + 0.2$	$V_{REF}$	0.75
LVDS (Low-Voltage Differential Signaling), 2.5V & 3.3V	LVDS_25, LVDS_33	1.25 – 0.125	1.25 + 0.125	0 <sup>(5)</sup>	—
LVPECL (Low-Voltage Positive Emitter-Coupled Logic), 2.5V & 3.3V	LVPECL_25, LVPECL_33	1.2 – 0.3	1.2 + 0.3	0 <sup>(5)</sup>	—
BLVDS (Bus LVDS), 2.5V	BLVDS_25	1.3 – 0.125	1.3 + 0.125	0 <sup>(5)</sup>	—
Mini-LVDS, 2.5V & 3.3V	MINI_LVDS_25, MINI_LVDS_33	1.2 – 0.125	1.2 + 0.125	0 <sup>(5)</sup>	—
RSDS (Reduced Swing Differential Signaling), 2.5V & 3.3V	RSDS_25, RSDS_33	1.2 – 0.1	1.2 + 0.1	0 <sup>(5)</sup>	—
TMDS (Transition Minimized Differential Signaling), 3.3V	TMDS_33	3.0 – 0.1	3.0 + 0.1	0 <sup>(5)</sup>	—
PPDS (Point-to-Point Differential Signaling), 2.5V & 3.3V	PPDS_25, PPDS_33	1.25 – 0.1	1.25 + 0.1	0 <sup>(5)</sup>	—

**Notes:**


1. Input waveform switches between  $V_L$  and  $V_H$ .
2. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst case of these measurements.  $V_{REF}$  values listed are typical.
3. Input voltage level from which measurement starts.
4. This is an input voltage reference that bears no relation to the  $V_{REF}$  /  $V_{MEAS}$  parameters found in IBIS models and/or noted in [Figure 4](#).
5. The value given is the differential input voltage.

## Output Delay Measurements

Output delays are measured using a Tektronix P6245 TDS500/600 probe (<1 pF) across approximately 4" of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4" trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in [Figure 4](#) and [Figure 5](#).



[Figure 4: Single-Ended Test Setup](#)



[Figure 5: Differential Test Setup](#)

Measurements and test conditions are reflected in the IBIS models except where the IBIS format precludes it. Parameters  $V_{REF}$ ,  $R_{REF}$ ,  $C_{REF}$ , and  $V_{MEAS}$  fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:

1. Simulate the output driver of choice into the generalized test setup, using values from [Table 32](#).
2. Record the time to  $V_{MEAS}$ .
3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to  $V_{MEAS}$ .
5. Compare the results of steps 2 and 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.

[Table 32: Output Delay Measurement Methodology](#)

Description	I/O Standard Attribute	$R_{REF}$ ( $\Omega$ )	$C_{REF}$ <sup>(1)</sup> (pF)	$V_{MEAS}$ (V)	$V_{REF}$ (V)
LVTTL (Low-Voltage Transistor-Transistor Logic)	LVTTL (all)	1M	0	1.4	0
LVCMOS (Low-Voltage CMOS), 3.3V	LVCMOS33	1M	0	1.65	0
LVCMOS, 2.5V	LVCMOS25	1M	0	1.25	0
LVCMOS, 1.8V	LVCMOS18	1M	0	0.9	0
LVCMOS, 1.5V	LVCMOS15	1M	0	0.75	0
LVCMOS, 1.2V	LVCMOS12	1M	0	0.6	0
PCI (Peripheral Component Interface) 33 MHz and 66 MHz, 3.3V	PCI33_3, PCI66_3 (rising edge)	25	10 <sup>(2)</sup>	0.94	0
	PCI33_3, PCI66_3 (falling edge)	25	10 <sup>(2)</sup>	2.03	3.3
HSTL (High-Speed Transceiver Logic), Class I	HSTL_I	50	0	$V_{REF}$	0.75
HSTL, Class II	HSTL_II	25	0	$V_{REF}$	0.75
HSTL, Class III	HSTL_III	50	0	0.9	1.5
HSTL, Class I, 1.8V	HSTL_I_18	50	0	$V_{REF}$	0.9
HSTL, Class II, 1.8V	HSTL_II_18	25	0	$V_{REF}$	0.9
HSTL, Class III, 1.8V	HSTL_III_18	50	0	1.1	1.8
SSTL (Stub Series Terminated Logic), Class I, 1.8V	SSTL18_I	50	0	$V_{REF}$	0.9
SSTL, Class II, 1.8V	SSTL18_II	25	0	$V_{REF}$	0.9
SSTL, Class I, 2.5V	SSTL2_I	50	0	$V_{REF}$	1.25

Table 34: SSO Limit per V<sub>CCO</sub>/GND Pair (Cont'd)

V <sub>CCO</sub>	I/O Standard	Drive	Slew	SSO Limit per V <sub>CCO</sub> /GND Pair					
				All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324		All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324			
				Bank 0/2	Bank 1/3	Bank 0/2	Bank 1/3/4/5		
1.5V	LVCMOS15, LVCMOS15_JEDEC	2	Fast	33	40	33	41		
			Slow	57	62	57	56		
			QuietIO	70	67	70	66		
		4	Fast	19	21	19	21		
			Slow	30	30	30	24		
			QuietIO	38	33	38	30		
		6	Fast	14	16	14	16		
			Slow	18	19	18	17		
			QuietIO	27	24	27	21		
		8	Fast	11	13	11	12		
			Slow	16	16	16	14		
			QuietIO	23	20	23	17		
		12	Fast	N/A	5	N/A	4		
			Slow	N/A	8	N/A	5		
			QuietIO	N/A	10	N/A	9		
		16	Fast	N/A	5	N/A	4		
			Slow	N/A	8	N/A	8		
			QuietIO	N/A	10	N/A	9		
HSTL_I				9	10	9	10		
HSTL_II				N/A	5	N/A	6		
HSTL_III				7	9	7	9		
DIFF_HSTL_I				27	30	27	30		
DIFF_HSTL_II				N/A	15	N/A	18		
DIFF_HSTL_III				21	27	21	27		
SSTL_15_II <sup>(3)</sup>				N/A	5	N/A	4		
DIFF_SSTL_15_II <sup>(3)</sup>				N/A	15	N/A	12		

Table 34: SSO Limit per V<sub>CCO</sub>/GND Pair (Cont'd)

V <sub>CCO</sub>	I/O Standard	Drive	Slew	SSO Limit per V <sub>CCO</sub> /GND Pair					
				All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324		All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324			
				Bank 0/2	Bank 1/3	Bank 0/2	Bank 1/3/4/5		
2.5V	LVCMS25	2	Fast	38	43	38	43		
			Slow	46	52	46	48		
			QuietIO	57	64	57	59		
		4	Fast	21	24	21	23		
			Slow	26	31	26	27		
			QuietIO	33	32	33	30		
		6	Fast	15	17	15	16		
			Slow	19	22	19	19		
			QuietIO	25	23	25	19		
		8	Fast	12	15	12	14		
			Slow	15	18	15	16		
			QuietIO	21	19	21	16		
		12	Fast	1	3	1	1		
			Slow	2	7	2	4		
			QuietIO	3	8	3	8		
		16	Fast	1	3	1	1		
			Slow	3	7	3	3		
			QuietIO	4	9	4	8		
		24	Fast	N/A	3	N/A	1		
			Slow	N/A	5	N/A	2		
			QuietIO	N/A	8	N/A	6		
SSTL_2_I <sup>(3)</sup>				10	11	10	11		
SSTL_2_II <sup>(3)</sup>				N/A	7	N/A	7		
DIFF_SSTL_2_I <sup>(3)</sup>				30	33	30	33		
DIFF_SSTL_2_II <sup>(3)</sup>				N/A	21	N/A	24		

Table 34: SSO Limit per V<sub>CCO</sub>/GND Pair (Cont'd)

V <sub>CCO</sub>	I/O Standard	Drive	Slew	SSO Limit per V <sub>CCO</sub> /GND Pair			
				All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324		All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324	
				Bank 0/2	Bank 1/3	Bank 0/2	Bank 1/3/4/5
3.3V	LVCMOS33	2	Fast	42	46	42	44
			Slow	50	55	50	49
			QuietIO	60	68	60	60
		4	Fast	21	27	21	25
			Slow	32	37	32	32
			QuietIO	39	42	39	37
		6	Fast	14	19	14	17
			Slow	19	25	19	22
			QuietIO	29	30	29	25
		8	Fast	11	15	11	14
			Slow	15	20	15	18
			QuietIO	25	24	25	20
		12	Fast	1	3	1	1
			Slow	2	5	2	2
			QuietIO	4	9	4	7
		16	Fast	1	2	1	1
			Slow	1	5	1	1
			QuietIO	3	10	3	8
		24	Fast	1	2	1	1
			Slow	2	5	2	1
			QuietIO	7	9	7	7

## Input/Output Delay Switching Characteristics

Table 39: IODELAY2 Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-3N	-2	-1L <sup>(3)</sup>	
T <sub>IODCCK_CAL</sub> / T <sub>IODCKC_CAL</sub>	CAL pin Setup/Hold with respect to CK	0.28/ -0.13	0.33/ -0.13	0.48/ -0.13	N/A	ns
T <sub>IODCCK_CE</sub> / T <sub>IODCKC_CE</sub>	CE pin Setup/Hold with respect to CK	0.17/ -0.03	0.17/ -0.03	0.25/ -0.02	N/A	ns
T <sub>IODCCK_INC</sub> / T <sub>IODCKC_INC</sub>	INC pin Setup/Hold with respect to CK	0.10/ 0.02	0.12/ 0.03	0.18/ 0.06	N/A	ns
T <sub>IODCCK_RST</sub> / T <sub>IODCKC_RST</sub>	RST pin Setup/Hold with respect to CK	0.12/ -0.02	0.15/ -0.02	0.22/ -0.01	N/A	ns
T <sub>TAP1</sub> <sup>(2)</sup>	Maximum tap 1 delay	8	14	16	N/A	ps
T <sub>TAP2</sub>	Maximum tap 2 delay	40	66	77	N/A	ps
T <sub>TAP3</sub>	Maximum tap 3 delay	95	120	140	N/A	ps
T <sub>TAP4</sub>	Maximum tap 4 delay	108	141	166	N/A	ps
T <sub>TAP5</sub>	Maximum tap 5 delay	171	194	231	N/A	ps
T <sub>TAP6</sub>	Maximum tap 6 delay	207	249	292	N/A	ps
T <sub>TAP7</sub>	Maximum tap 7 delay	212	276	343	N/A	ps
T <sub>TAP8</sub>	Maximum tap 8 delay	322	341	424	N/A	ps
F <sub>MINCAL</sub>	Minimum allowed bit rate for calibration in variable mode: VARIABLE_FROM_ZERO, VARIABLE_FROM_HALF_MAX, and DIFF_PHASE_DETECTOR.	188	188	188	N/A	Mb/s
T <sub>IODDO_IDATAIN</sub>	Propagation delay through IODELAY2	Note 1	Note 1	Note 1	Note 3	—
T <sub>IODDO_ODATAIN</sub>	Propagation delay through IODELAY2	Note 1	Note 1	Note 1	Note 3	—

**Notes:**

1. Delay depends on IODELAY2 tap setting. See TRACE report for actual values.
2. Maximum delay = integer (number of taps/8) × T<sub>TAP8</sub> + T<sub>TAPn</sub> (where n equals the remainder). For minimum delay consult the TRACE setup and hold report. Minimum delay is typically greater than 30% of the maximum delay. Tap delays can vary by device and overall conditions. See TRACE report for actual values.
3. Spartan-6 -1L devices only support tap 0. See TRACE report for actual values.

## DSP48A1 Switching Characteristics

Table 44: DSP48A1 Switching Characteristics

Symbol	Description	Pre-adder	Multiplier	Post-adder	Speed Grade				Units
					-3	-3N	-2	-1L	
<b>Setup and Hold Times of Data/Control Pins to the Input Register Clock</b>									
T <sub>DSPDCK_A_A1REG</sub> / T <sub>DSPCKD_A_A1REG</sub>	A input to A1 register CLK	N/A	N/A	N/A	0.15/ 0.09	0.17/ 0.09	0.17/ 0.09	0.32/ 0.09	ns
T <sub>DSPDCK_D_B1REG</sub> / T <sub>DSPCKD_D_B1REG</sub>	D input to B1 register CLK	Yes	N/A	N/A	1.90/ -0.07	1.95/ -0.07	1.95/ -0.07	2.82/ -0.07	ns
T <sub>DSPDCK_C_CREG</sub> / T <sub>DSPCKD_C_CREG</sub>	C input to C register CLK for XC devices	N/A	N/A	N/A	0.11/ 0.15	0.13/ 0.15	0.13/ 0.15	0.24/ 0.09	ns
	C input to C register CLK for XA and XQ devices				0.11/ 0.19	N/A	0.13/ 0.23	0.24/ 0.09	
T <sub>DSPDCK_D_DREG</sub> / T <sub>DSPCKD_D_DREG</sub>	D input to D register CLK for XC devices	N/A	N/A	N/A	0.09/ 0.15	0.10/ 0.15	0.10/ 0.15	0.19/ 0.12	ns
	D input to D register CLK for XA and XQ devices				0.09/ 0.23	N/A	0.10/ 0.27	0.19/ 0.12	
T <sub>DSPDCK_OPMODE_B1REG</sub> / T <sub>DSPCKD_OPMODE_B1REG</sub>	OPMODE input to B1 register CLK	Yes	N/A	N/A	1.97/ 0.01	2.00/ 0.01	2.00/ 0.01	2.85/ 0.01	ns
T <sub>DSPDCK_OPMODE_OPMODEREG</sub> / T <sub>DSPCKD_OPMODE_OPMODEREG</sub>	OPMODE input to OPMODE register CLK for XC devices	N/A	N/A	N/A	0.18/ 0.12	0.21/ 0.12	0.21/ 0.12	0.40/ 0.12	ns
	OPMODE input to OPMODE register CLK for XA and XQ devices				0.18/ 0.16	N/A	0.21/ 0.22	0.40/ 0.12	
<b>Setup and Hold Times of Data Pins to the Pipeline Register Clock</b>									
T <sub>DSPDCK_A_MREG</sub> / T <sub>DSPCKD_A_MREG</sub>	A input to M register CLK	N/A	Yes	N/A	3.06/ -0.40	3.51/ -0.40	3.51/ -0.40	3.97/ -0.40	ns
T <sub>DSPDCK_B_MREG</sub> / T <sub>DSPCKD_B_MREG</sub>	B input to M register CLK	Yes	Yes	N/A	3.96/ -0.68	4.58/ -0.68	4.58/ -0.68	7.00/ -0.68	ns
T <sub>DSPDCK_D_MREG</sub> / T <sub>DSPCKD_D_MREG</sub>	D input to M register CLK	Yes	Yes	N/A	4.23/ -0.56	4.80/ -0.56	4.80/ -0.56	6.84/ -0.56	ns
T <sub>DSPDCK_OPMODE_MREG</sub> / T <sub>DSPCKD_OPMODE_MREG</sub>	OPMODE to M register CLK	Yes	Yes	N/A	4.18/ -0.48	4.80/ -0.48	4.80/ -0.48	6.88/ -0.48	ns
		No	Yes	N/A	2.37/ -0.48	2.70/ -0.48	2.70/ -0.48	4.28/ -0.48	ns
<b>Setup and Hold Times of Data/Control Pins to the Output Register Clock</b>									
T <sub>DSPDCK_A_PREG</sub> / T <sub>DSPCKD_A_PREG</sub>	A input to P register CLK	N/A	Yes	Yes	4.32/ -0.76	5.06/ -0.76	5.06/ -0.76	7.52/ -0.76	ns
T <sub>DSPDCK_B_PREG</sub> / T <sub>DSPCKD_B_PREG</sub>	B input to P register CLK	Yes	Yes	Yes	5.87/ -0.59	6.87/ -0.59	6.87/ -0.59	10.55/ -0.59	ns
		No	Yes	Yes	4.14/ -0.93	4.68/ -0.93	4.68/ -0.93	8.12/ -0.93	ns
T <sub>DSPDCK_C_PREG</sub> / T <sub>DSPCKD_C_PREG</sub>	C input to P register CLK	N/A	N/A	Yes	2.20/ -0.23	2.25/ -0.23	2.25/ -0.23	3.27/ -0.23	ns
T <sub>DSPDCK_D_PREG</sub> / T <sub>DSPCKD_D_PREG</sub>	D input to P register CLK	Yes	Yes	Yes	5.90/ -0.92	6.91/ -0.92	6.91/ -0.92	10.39/ -0.92	ns

## Configuration Switching Characteristics

Table 47: Configuration Switching Characteristics<sup>(1)</sup>

Symbol	Description	Speed Grade				Units
		-3	-3N	-2	-1L	
<b>Power-up Timing Characteristics</b>						
T <sub>PL</sub> <sup>(2)</sup>	PROGRAM_B Latency	4	4	4	5	ms, Max
T <sub>POR</sub> <sup>(2)</sup>	Power-on reset (50 ms ramp time) <sup>(3)</sup>	5/30	5/34	5/40	5/40	ms, Min/Max
	Power-on reset (10 ms ramp time)	5/25	5/29	5/35	5/40	ms, Min/Max
T <sub>PROGRAM</sub>	PROGRAM_B Pulse Width	500	500	500	500	ns, Min
<b>Slave Serial Mode Programming Switching</b>						
T <sub>DCCCK/T<sub>CCKD</sub></sub>	DIN Setup/Hold, slave mode	6.0/1.0	6.0/1.0	6.0/1.0	8.0/2.0	ns, Min
T <sub>CCKO</sub>	CCLK to DOUT	12	12	12	17	ns, Max
F <sub>SCKK</sub>	Slave mode external CCLK	80	80	80	50	MHz, Max
<b>Slave SelectMAP Mode Programming Switching</b>						
T <sub>SMDCCK/T<sub>SMCKD</sub></sub>	SelectMAP Data Setup/Hold	6.0/1.0	6.0/1.0	6.0/1.0	8.0/2.0	ns, Min
T <sub>SMCSCCK/T<sub>SMCKCS</sub></sub>	CSI_B Setup/Hold	7.0/0.0	7.0/0.0	7.0/0.0	9.0/2.0	ns, Min
T <sub>SMWCCK/T<sub>SMCKW</sub></sub>	RDWR_B Setup/Hold	17.0/1.0	17.0/1.0	17.0/1.0	27.0/2.0	ns, Min
T <sub>SMCKCSO</sub>	CSO_B clock to out	16	16	16	26	ns, Max
T <sub>SMCO</sub>	CCLK to DATA out in readback	13	13	13	25	ns, Max
T <sub>SMCKBY</sub>	CCLK to BUSY out in readback	12	12	12	17	ns, Max
F <sub>SMCCK</sub>	Maximum CCLK frequency (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only)	50	50	50	25	MHz, Max
	Maximum CCLK frequency (LX100 and LX100T in x8 mode, LX150, and LX150T only)	40	40	40	20	MHz, Max
	Maximum CCLK frequency (LX100 and LX100T in x16 mode only)	35	35	35	20	MHz, Max
F <sub>RBCCK</sub>	Maximum Readback CCLK frequency, including block RAM (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only)	20	20	20	4	MHz, Max
	Maximum Readback CCLK frequency, ignoring block RAM (POST_CRC) (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only)	50	50	50	30	MHz, Max
	Maximum Readback CCLK frequency, including block RAM (LX100, LX100T, LX150, and LX150T only)	12	12	12	4	MHz, Max
	Maximum Readback CCLK frequency, ignoring block RAM (POST_CRC) (LX100, LX100T, LX150, and LX150T only)	35	35	35	20	MHz, Max
<b>Boundary-Scan Port Timing Specifications</b>						
T <sub>TAPTCK</sub>	TMS and TDI Setup time before TCK	10	10	10	17	ns, Min
T <sub>TCKTAP</sub>	TMS and TDI Hold time after TCK	5.5	5.5	5.5	5.5	ns, Min
T <sub>TCKTDO</sub>	TCK falling edge to TDO output valid	6.5	6.5	6.5	8	ns, Max
T <sub>TCKH</sub>	TCK clock minimum High time	12	12	12	21	ns, Min
T <sub>TCKL</sub>	TCK clock minimum Low time	12	12	12	21	ns, Min
F <sub>TCK</sub>	Maximum configuration TCK clock frequency	33	33	33	18	MHz, Max
F <sub>TCKB</sub>	Maximum boundary-scan TCK clock frequency	33	33	33	18	MHz, Max
F <sub>TCKAES</sub>	Maximum AES key TCK clock frequency	2	2	2	2	MHz, Max

## Clock Buffers and Networks

Table 48: Global Clock Switching Characteristics (BUFGMUX)

Symbol	Description	Devices	Speed Grade				Units
			-3	-3N	-2	-1L	
$T_{GSI}$	S pin Setup to I0/I1 inputs	LX devices	0.25	0.31	0.48	0.48	ns
		LXT devices	0.25	0.31	0.48	N/A	ns
$T_{GIO}$	BUFGMUX delay from I0/I1 to O	LX devices	0.21	0.21	0.21	0.21	ns
		LXT devices	0.21	0.21	0.21	N/A	ns
<b>Maximum Frequency</b>							
$F_{MAX}$	Global clock tree (BUFGMUX)	LX devices	400	400	375	250	MHz
		LXT devices	400	400	375	N/A	MHz

Table 49: Input/Output Clock Switching Characteristics (BUFIO2)

Symbol	Description	Devices	Speed Grade				Units
			-3	-3N	-2	-1L	
$T_{BUFCKO\_O}$	Clock to out delay from I to O	LX devices	0.67	0.82	1.09	1.50	ns
		LXT devices	0.67	0.82	1.09	N/A	ns
<b>Maximum Frequency</b>							
$F_{MAX}$	I/O clock tree (BUFIO2)	LX devices	540	525	500	300	MHz
		LXT devices	540	525	500	N/A	MHz

Table 50: Input/Output Clock Switching Characteristics (BUFIO2FB)

Symbol	Description	Devices	Speed Grade				Units
			-3	-3N	-2	-1L	
<b>Maximum Frequency</b>							
$F_{MAX}$	I/O clock tree (BUFIO2FB)	LX devices	1080	1050	950	500	MHz
		LXT devices	1080	1050	950	N/A	MHz

Table 51: Input/Output Clock Switching Characteristics (BUFPLL)

Symbol	Description	Devices	Speed Grade				Units
			-3	-3N	-2	-1L	
<b>Maximum Frequency</b>							
$F_{MAX}$	BUFPLL clock tree (BUFPLL)	LX devices	1080	1050	950	500	MHz
		LXT devices	1080	1050	950	N/A	MHz

## PLL Switching Characteristics

Table 52: PLL Specification

Symbol	Description	Device(1)	Speed Grade				Units
			-3	-3N	-2	-1L	
$F_{INMAX}$	Maximum Input Clock Frequency from I/O Clock	LX devices	540	525	450	300	MHz
		LXT devices	540	525	450	N/A	MHz
	Maximum Input Clock Frequency from Global Clock	LX devices	400	400	375	250	MHz
		LXT devices	400	400	375	N/A	MHz

Table 57: Switching Characteristics for the Digital Frequency Synthesizer DFS (DCM\_CLKGEN)<sup>(1)</sup> (Cont'd)

Symbol	Description	Speed Grade								Units	
		-3		-3N		-2		-1L			
		Min	Max	Min	Max	Min	Max	Min	Max		
<b>Spread Spectrum</b>											
F_CLKIN_FIXED_SPREAD_SPECTRUM	Frequency of the CLKIN input for fixed spread spectrum (SPREAD_SPECTRUM = CENTER_LOW_SPREAD / CENTER_HIGH_SPREAD)	30	200	30	200	30	200	30	200	MHz	
T_CENTER_LOW_SPREAD <sup>(6)</sup>	Spread at the CLKFX output for fixed spread spectrum (SPREAD_SPECTRUM = CENTER_LOW_SPREAD)	Typical = $\frac{100}{\text{CLKFX\_DIVIDE}}$ Maximum = 250								ps	
T_CENTER_HIGH_SPREAD <sup>(6)</sup>	Spread at the CLKFX output for fixed spread spectrum (SPREAD_SPECTRUM = CENTER_HIGH_SPREAD)	Typical = $\frac{240}{\text{CLKFX\_DIVIDE}}$ Maximum = 400								ps	
F_MOD_FIXED_SPREAD_SPECTRUM <sup>(6)</sup>	Average modulation frequency when using fixed spread spectrum (SPREAD_SPECTRUM = CENTER_LOW_SPREAD / CENTER_HIGH_SPREAD)	Typical = $F_{IN}/1024$								MHz	

**Notes:**

- The values in this table are based on the operating conditions described in Table 2 and Table 55.
- For optimal jitter tolerance and a faster LOCK time, use the CLKIN\_PERIOD attribute.
- Output jitter is characterized with no input jitter. Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply, and PCB design. The actual maximum output jitter depends on the system application.
- The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%.
- Some duty-cycle and alignment specifications include a percentage of the CLKFX output period. For example, this data sheet specifies a maximum CLKFX jitter of  $\pm(1\% \text{ of CLKFX period} + 200 \text{ ps})$ . Assuming that the CLKFX output frequency is 100 MHz, the equivalent CLKFX period is 10 ns, and 1% of 10 ns is 0.1 ns or 100 ps. Accordingly, the maximum jitter is  $\pm(100 \text{ ps} + 200 \text{ ps}) = \pm300 \text{ ps}$ .
- When using CENTER\_LOW\_SPREAD, CENTER\_HIGH\_SPREAD, the valid values for CLKFX\_MULTIPLY are limited to 2 through 32, and the valid values for CLKFX\_DIVIDE are limited to 1 through 4.

Table 58: Recommended Operating Conditions for the Phase-Shift Clock in Variable Phase Mode (DCM\_SP) or Dynamic Frequency Synthesis (DCM\_CLKGEN)

Symbol	Description	Speed Grade								Units	
		-3		-3N		-2		-1L			
		Min	Max	Min	Max	Min	Max	Min	Max		
<b>Operating Frequency Ranges</b>											
PSCLK_FREQ	Frequency for the PSCLK (DCM_SP) or PROGCLK (DCM_CLKGEN) input.	1	167	1	167	1	167	1	100	MHz	
<b>Input Pulse Requirements</b>											
PSCLK_PULSE	PSCLK (DCM_SP) or PROGCLK (DCM_CLKGEN) pulse width as a percentage of the clock period.	40	60	40	60	40	60	40	60	%	

Table 59: Switching Characteristics for the Phase-Shift Clock in Variable Phase Mode<sup>(1)</sup>

Symbol	Description	Amount of Phase Shift	Units
<b>Phase Shifting Range</b>			
MAX_STEPS <sup>(2)</sup>	When CLKIN < 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period.	$\pm(\text{INTEGER}(10 \times (\text{CLKIN} - 3 \text{ ns})))$	steps
	When CLKIN $\geq$ 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period.	$\pm(\text{INTEGER}(15 \times (\text{CLKIN} - 3 \text{ ns})))$	steps
FINE_SHIFT_RANGE_MIN	Minimum guaranteed delay for variable phase shifting.	$\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MIN})$	ps
FINE_SHIFT_RANGE_MAX	Maximum guaranteed delay for variable phase shifting	$\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MAX})$	ps

**Notes:**

- The values in this table are based on the operating conditions described in Table 53 and Table 58.
- The maximum variable phase shift range, MAX\_STEPS, is only valid when the DCM has no initial fixed-phase shifting, that is, the PHASE\_SHIFT attribute is set to 0.
- The DCM\_DELAY\_STEP values are provided at the end of Table 54.

Table 60: Miscellaneous DCM Timing Parameters<sup>(1)</sup>

Symbol	Description	Min	Max	Units
DCM_RST_PW_MIN	Minimum duration of a RST pulse width	3	–	CLKIN cycles

**Notes:**

- This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFXDV, CLKFX180) are unaffected.

Table 61: Frequency Synthesis

Attribute	Min	Max
CLKFX_MULTIPLY (DCM_SP)	2	32
CLKFX_DIVIDE (DCM_SP)	1	32
CLKDV_DIVIDE (DCM_SP)	1.5	16
CLKFX_MULTIPLY (DCM_CLKGEN)	2	256
CLKFX_DIVIDE (DCM_CLKGEN)	1	256
CLKFXDV_DIVIDE (DCM_CLKGEN)	2	32

Table 62: DCM Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-3N	-2	-1L	
T <sub>DMCCK_PSEN</sub> /T <sub>DMCKC_PSEN</sub>	PSEN Setup/Hold	1.50/ 0.00	1.50/ 0.00	1.50/ 0.00	1.50/ 0.00	ns
T <sub>DMCCK_PSINCDEC</sub> /T <sub>DMCKC_PSINCDEC</sub>	PSINCDEC Setup/Hold	1.50/ 0.00	1.50/ 0.00	1.50/ 0.00	1.50/ 0.00	ns
T <sub>DMCKO_PSDONE</sub>	Clock to out of PSDONE	1.50	1.50	1.50	1.50	ns

Table 65: Global Clock Input to Output Delay With DCM in Source-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-3	-3N	-2	-1L	
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> DCM in Source-Synchronous Mode.							
T <sub>CLOCKOFDCM_0</sub>	Global Clock and OUTFF <i>with</i> DCM	XC6SLX4	5.03	N/A	7.21	8.05	ns
		XC6SLX9	5.03	6.13	7.21	8.05	ns
		XC6SLX16	5.08	5.51	6.44	7.96	ns
		XC6SLX25	4.81	5.13	5.69	7.94	ns
		XC6SLX25T	4.81	5.13	5.69	N/A	ns
		XC6SLX45	5.26	5.69	6.63	7.92	ns
		XC6SLX45T	5.26	5.69	6.63	N/A	ns
		XC6SLX75	4.77	5.18	5.88	7.95	ns
		XC6SLX75T	4.77	5.18	5.88	N/A	ns
		XC6SLX100	4.72	5.11	5.76	8.59	ns
		XC6SLX100T	4.76	5.11	5.76	N/A	ns
		XC6SLX150	4.90	5.30	5.93	7.93	ns
		XC6SLX150T	4.90	5.30	5.93	N/A	ns
		XA6SLX4	5.35	N/A	7.21	N/A	ns
		XA6SLX9	5.35	N/A	7.21	N/A	ns
		XA6SLX16	5.42	N/A	6.44	N/A	ns
		XA6SLX25	5.13	N/A	5.69	N/A	ns
		XA6SLX25T	5.13	N/A	5.79	N/A	ns
		XA6SLX45	5.58	N/A	6.63	N/A	ns
		XA6SLX45T	5.58	N/A	6.63	N/A	ns
		XA6SLX75	5.09	N/A	5.87	N/A	ns
		XA6SLX75T	5.09	N/A	5.87	N/A	ns
		XA6SLX100	N/A	N/A	6.44	N/A	ns
		XQ6SLX75	N/A	N/A	5.87	7.95	ns
		XQ6SLX75T	5.09	N/A	5.87	N/A	ns
		XQ6SLX150	N/A	N/A	6.06	7.93	ns
		XQ6SLX150T	5.50	N/A	6.06	N/A	ns

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM output jitter is already included in the timing calculation.

Table 75: Global Clock Setup and Hold With PLL in Source-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-3	-3N	-2	-1L	
<b>Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.<sup>(1)</sup></b>							
T <sub>PSPLL0</sub> / T <sub>PHPPLL0</sub>	No Delay Global Clock and IFF <sup>(2)</sup> with PLL in Source-Synchronous Mode	XC6SLX4	0.47/1.08	N/A	0.47/1.60	1.15/1.68	ns
		XC6SLX9	0.47/1.08	0.47/1.35	0.47/1.60	1.15/1.68	ns
		XC6SLX16	0.37/0.75	0.37/0.82	0.51/0.94	0.57/1.31	ns
		XC6SLX25	0.69/1.06	0.69/1.06	0.69/1.06	1.86/1.67	ns
		XC6SLX25T	0.69/1.06	0.69/1.06	0.69/1.06	N/A	ns
		XC6SLX45	0.57/1.05	0.65/1.10	0.65/1.18	1.02/1.65	ns
		XC6SLX45T	0.57/1.06	0.65/1.10	0.65/1.18	N/A	ns
		XC6SLX75	0.86/1.04	0.87/1.04	0.90/1.04	1.34/1.55	ns
		XC6SLX75T	0.86/1.04	0.87/1.04	0.90/1.04	N/A	ns
		XC6SLX100	0.53/1.13	0.54/1.13	0.55/1.13	0.89/2.39	ns
		XC6SLX100T	0.53/1.13	0.54/1.13	0.55/1.13	N/A	ns
		XC6SLX150	0.50/1.31	0.51/1.31	0.52/1.31	1.02/1.72	ns
		XC6SLX150T	0.50/1.31	0.51/1.31	0.52/1.31	N/A	ns
		XA6SLX4	0.71/0.93	N/A	0.62/1.47	N/A	ns
		XA6SLX9	0.71/0.93	N/A	0.62/1.47	N/A	ns
		XA6SLX16	0.92/0.69	N/A	0.63/0.82	N/A	ns
		XA6SLX25	0.99/0.94	N/A	0.96/0.94	N/A	ns
		XA6SLX25T	0.99/0.94	N/A	1.04/0.94	N/A	ns
		XA6SLX45	0.63/1.02	N/A	0.72/1.05	N/A	ns
		XA6SLX45T	0.63/1.02	N/A	0.72/1.05	N/A	ns
		XA6SLX75	0.88/0.89	N/A	1.02/0.89	N/A	ns
		XA6SLX75T	0.88/0.89	N/A	1.02/0.89	N/A	ns
		XA6SLX100	N/A	N/A	1.25/0.96	N/A	ns
		XQ6SLX75	N/A	N/A	1.02/0.89	1.34/1.55	ns
		XQ6SLX75T	0.88/0.89	N/A	1.02/0.89	N/A	ns
		XQ6SLX150	N/A	N/A	0.63/1.19	1.02/1.72	ns
		XQ6SLX150T	0.60/1.19	N/A	0.63/1.19	N/A	ns

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 76: Global Clock Setup and Hold With DCM and PLL in System-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-3	-3N	-2	-1L	
<b>Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.<sup>(1)</sup></b>							
$T_{PSDCMPLL}/T_{PHDCMPLL}$	No Delay Global Clock and IFF <sup>(2)</sup> with DCM in System-Synchronous Mode and PLL in DCM2PLL Mode.	XC6SLX4	1.16/0.49	N/A	1.39/0.49	2.36/0.59	ns
		XC6SLX9	1.16/0.44	1.37/0.44	1.39/0.44	2.36/0.59	ns
		XC6SLX16	1.44/-0.08	1.49/-0.04	1.62/-0.04	2.06/0.55	ns
		XC6SLX25	1.52/0.42	1.65/0.42	1.83/0.42	2.52/0.43	ns
		XC6SLX25T	1.52/0.42	1.65/0.42	1.83/0.42	N/A	ns
		XC6SLX45	1.54/0.39	1.59/0.39	1.75/0.39	2.48/0.76	ns
		XC6SLX45T	1.54/0.39	1.59/0.39	1.75/0.39	N/A	ns
		XC6SLX75	1.72/0.41	1.80/0.41	1.99/0.41	2.60/0.75	ns
		XC6SLX75T	1.72/0.41	1.80/0.41	1.99/0.41	N/A	ns
		XC6SLX100	1.34/0.51	1.46/0.51	1.64/0.51	2.12/0.90	ns
		XC6SLX100T	1.34/0.51	1.46/0.51	1.64/0.51	N/A	ns
		XC6SLX150	1.30/0.60	1.40/0.60	1.55/0.60	2.57/0.97	ns
		XC6SLX150T	1.30/0.60	1.40/0.60	1.55/0.60	N/A	ns
		XA6SLX4	1.58/0.37	N/A	1.58/0.37	N/A	ns
		XA6SLX9	1.58/0.37	N/A	1.58/0.37	N/A	ns
		XA6SLX16	2.67/0.35	N/A	2.67/0.17	N/A	ns
		XA6SLX25	1.74/0.27	N/A	1.95/0.27	N/A	ns
		XA6SLX25T	1.74/0.27	N/A	2.03/0.27	N/A	ns
		XA6SLX45	1.58/0.29	N/A	1.87/0.29	N/A	ns
		XA6SLX45T	1.58/0.29	N/A	1.87/0.29	N/A	ns
		XA6SLX75	1.74/0.24	N/A	2.11/0.24	N/A	ns
		XA6SLX75T	1.74/0.24	N/A	2.11/0.24	N/A	ns
		XA6SLX100	N/A	N/A	2.64/0.82	N/A	ns
		XQ6SLX75	N/A	N/A	2.11/0.24	2.60/0.75	ns
		XQ6SLX75T	1.74/0.24	N/A	2.11/0.24	N/A	ns
		XQ6SLX150	N/A	N/A	1.67/0.70	2.57/0.97	ns
		XQ6SLX150T	1.50/0.70	N/A	1.67/0.70	N/A	ns

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 81: Source-Synchronous Pin-to-Pin Setup/Hold and Clock-to-Out Using BUFI02

Symbol	Description	Device	Speed Grade				Units
			-3	-3N	-2	-1L	
<b>Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFI02</b>							
T <sub>PSCS</sub> /T <sub>PHCS</sub>	IFF setup/hold using BUFI02 clock	XC6SLX4	0.57/0.94	N/A	0.95/1.12	0.27/1.56	ns
		XC6SLX9	0.40/0.95	0.50/0.96	0.60/1.12	0.27/1.56	ns
		XC6SLX16	0.48/0.74	0.55/0.75	0.69/0.83	1.27/1.31	ns
		XC6SLX25	0.28/1.02	0.28/1.12	0.28/1.24	0.15/1.78	ns
		XC6SLX25T	0.28/1.02	0.28/1.12	0.28/1.24	N/A	ns
		XC6SLX45	0.42/1.19	0.44/1.29	0.50/1.40	0.12/1.83	ns
		XC6SLX45T	0.42/1.19	0.44/1.29	0.50/1.40	N/A	ns
		XC6SLX75	0.38/1.48	0.38/1.63	0.38/1.84	0.05/2.78	ns
		XC6SLX75T	0.38/1.48	0.38/1.63	0.38/1.84	N/A	ns
		XC6SLX100	0.06/1.48	0.06/1.63	0.06/1.87	-0.03/2.72	ns
		XC6SLX100T	0.06/1.48	0.06/1.63	0.06/1.87	N/A	ns
		XC6SLX150	0.04/1.73	0.04/1.75	0.04/1.98	-0.08/3.07	ns
		XC6SLX150T	0.04/1.73	0.04/1.75	0.04/1.98	N/A	ns
		XA6SLX4	0.64/0.96	N/A	0.97/1.12	N/A	ns
		XA6SLX9	0.44/0.99	N/A	0.62/1.16	N/A	ns
		XA6SLX16	0.50/0.78	N/A	0.69/0.83	N/A	ns
		XA6SLX25	0.28/1.04	N/A	0.28/1.25	N/A	ns
		XA6SLX25T	0.28/1.04	N/A	0.28/1.25	N/A	ns
		XA6SLX45	0.43/1.21	N/A	0.50/1.40	N/A	ns
		XA6SLX45T	0.43/1.21	N/A	0.50/1.40	N/A	ns
		XA6SLX75	0.38/1.49	N/A	0.38/1.84	N/A	ns
		XA6SLX75T	0.38/1.49	N/A	0.38/1.84	N/A	ns
		XA6SLX100	N/A	N/A	1.01/1.63	N/A	ns
		XQ6SLX75	N/A	N/A	0.38/1.84	0.05/2.78	ns
		XQ6SLX75T	0.38/1.49	N/A	0.38/1.84	N/A	ns
		XQ6SLX150	N/A	N/A	0.04/1.98	-0.08/3.07	ns
		XQ6SLX150T	0.04/1.75	N/A	0.04/1.98	N/A	ns

Date	Version	Description of Revisions
06/14/10	1.5	<p>In <a href="#">Table 2</a>, added note 5 and added temperature range to <math>V_{FS}</math> and <math>R_{FUSE}</math>. Removed speed grade delineation, revised <math>I_{RPD}</math> description, and updated note 2 in <a href="#">Table 4</a>. Added note 2 to <a href="#">Table 7</a>. Added DIFF_MOBILE_DDR to <a href="#">Table 8</a> and <a href="#">Table 10</a>. Added note 4 to <a href="#">Table 15</a>. Changed minimum <math>DV_{PPIN}</math> in <a href="#">Table 16</a>. Updated <math>F_{GTPDRPCLK}</math> in <a href="#">Table 19</a>. Increased maximum <math>T_{LLSKEW}</math> in <a href="#">Table 22</a>. Updated descriptions and added data to <a href="#">Table 23</a>. Removed note 1 and added new data to the Networking Applications section in <a href="#">Table 25</a>. Updated <a href="#">Table 26</a> and <a href="#">Table 27</a> to the data in ISE v12.1 software with speed specification v1.08. In <a href="#">Table 28</a>, added DIFF_MOBILE_DDR and updated -4 speed grade data. Updated the maximum I/O pairs per bank in <a href="#">Table 33</a>. Updated note 2 on <a href="#">Table 39</a>. Revised the <math>F_{MAX}</math> in <a href="#">Table 44</a>. In <a href="#">Table 47</a>, updated description for <math>T_{SMCKCSO}</math>, revised values for <math>T_{POR}</math> and added Min value, added <math>T_{BPICCK}</math> and <math>T_{SPIICCK}</math>. Also in <a href="#">Table 47</a>, added device dependencies to <math>F_{SMCCK}</math> and <math>F_{RBCCCK}</math>. Updated and added data to <a href="#">Table 63</a> through <a href="#">Table 78</a>, and <a href="#">Table 81</a>. In <a href="#">Table 79</a>, added data on the XC6SLX45-FG(G)676 and revised the XC6SLX45T and XC6SLX150T values.</p> <p>The following changes to this specification are addressed in the product change notice <a href="#">XCN10024</a>, <i>MCB Performance and JTAG Revision Code for Spartan-6 LX16 and LX45 FPGAs</i>.</p> <p>In <a href="#">Table 2</a>, revised the <math>V_{CCINT}</math> to add the memory controller block extended performance specifications. In <a href="#">Table 25</a>, changed the standard specifications and added extended performance specifications for the memory controller block and note 2. Added note 4 and updated values in <a href="#">Table 34</a>.</p>
06/24/10	1.6	<p>Production release of XC6SLX45T (-2 and -3 speed grades), XC6SLX16 and XC6SLX45 (-3 speed grade) devices which includes changes to <a href="#">Table 26</a> and <a href="#">Table 27</a> (ISE v12.1 software with speed specification v1.08).</p> <p>Added the -3N speed grade, which designates Spartan-6 devices that do not support MCB functionality. This includes changes to <a href="#">Table 2</a> (note 2), <a href="#">Table 25</a> (note 4), and <a href="#">Switching Characteristics (Table 26)</a>.</p> <p>Updated <a href="#">Simultaneously Switching Outputs</a> discussion. Added -3 speed grade values for <math>T_{TAP}</math> and <math>F_{MINCAL}</math> values in <a href="#">Table 39</a>. In <a href="#">Table 40</a>, updated <math>T_{RPW}</math> (-2 and -3 speed grade) values and <math>F_{TOG}</math> (-3 speed grade) values. In <a href="#">Table 48</a>, updated <math>T_{GIO}</math> (-2 and -3 speed grade) values. Updated -3 values in spread spectrum section of <a href="#">Table 57</a>.</p>
07/16/10	1.7	<p>Production release of specific devices listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v12.2 software with speed specification v1.11. Added note 4 advising designers of the patch which contains v1.11. Also updated the -1L speed specification to v1.04. Updated numerous -4 and -1L values. Added -4 <math>T_{TAP}</math> values and <math>F_{MINCAL}</math> to <a href="#">Table 39</a>. Revised <math>T_{CINCK}/T_{CKCIN}</math> in <a href="#">Table 40</a>. In <a href="#">Table 41</a>, revised <math>T_{SHCKO}</math>. In <a href="#">Table 42</a>, revised <math>T_{REG}</math>. Added new -1L values to <a href="#">Table 47</a>. Added and updated values in <a href="#">Table 79</a>.</p>
07/26/10	1.8	<p>Production release of XC6SLX25, XC6SLX25T, XC6SLX100 and XC6SLX100T in the specific speed grades listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v12.2 software with speed specification v1.11. Added note 7 to <a href="#">Table 2</a> and moved <math>V_{FS}</math> and <math>R_{FUSE}</math> to a new <a href="#">Table 3</a>. Added <math>I_{HS}</math> and note 4 to <a href="#">Table 4</a>. Added note 1 to <a href="#">Table 28</a>. Added and updated SSO limits per <math>V_{CCO}/GND</math> pairs in <a href="#">Table 34</a>. Added note 3 to <a href="#">Table 47</a>. In <a href="#">Table 54</a>, removed -1L specifications for CLKOUT_PER_JITT_DV1/2 and revised CLKIN_CLKFB_PHASE and CLKOUT_PHASE_DLL values. Updated note 3 in both <a href="#">Table 56</a> and <a href="#">Table 57</a>.</p>
08/23/10	1.9	<p>Updated values for <math>F_{GTPRANGE1}</math>, <math>F_{GTPRANGE2}</math>, and <math>F_{GPLLMIN}</math> in <a href="#">Table 18</a>. Revised -3 and -4 values in <a href="#">Table 21</a>. Removed the -1L speed grade readback support restriction and note 3 in <a href="#">Table 47</a>.</p>
11/05/10	1.10	<p>Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v12.3 software with speed specification v1.12 for the -2 speed grade available in the 12.3 Speed Files Patch. Added note 3 advising designers of the patch which contains v1.12.</p> <p>In <a href="#">Table 2</a>, added note 4. In <a href="#">Table 4</a>, added note 2. In <a href="#">Table 10</a>, added notes 2 and 3. In <a href="#">Table 44</a>, added note 2. In <a href="#">Table 47</a>, updated symbol for <math>T_{SMWCCK}/T_{SMCCCK}</math>, changed -1L values for <math>T_{USERCCLKH}</math> and <math>T_{USERCCLKL}</math>, and added and revised the modes for <math>F_{MCCK}</math> and <math>F_{SMCCK}</math>. In <a href="#">Table 53</a>, redefined and expanded description for CLKIN_FREQ_DLL and rewrote note 3. Updated title of <a href="#">Table 58</a>. Also in <a href="#">Table 78</a>, revised <math>T_{DCD\_CLK}</math> for XC6SLX150 and XC6SLX150T. Changed description of <math>T_{PSFD}/T_{PHFD}</math> in <a href="#">Table 71</a>.</p> <p>For the -1L speed grade, updated data sheet to ISE 12.3 software with speed specification v1.05 which revised the values in the following tables: <a href="#">Table 25</a>, <a href="#">Table 28</a>, <a href="#">Table 35</a>, <a href="#">Table 36</a>, <a href="#">Table 37</a>, <a href="#">Table 40</a> through <a href="#">Table 43</a>, <a href="#">Table 48</a> through <a href="#">Table 56</a>, <a href="#">Table 62</a> through <a href="#">Table 78</a>, <a href="#">Table 80</a>, and <a href="#">Table 81</a>. Updated <a href="#">Notice of Disclaimer</a>.</p>