

Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	1139
Number of Logic Elements/Cells	14579
Total RAM Bits	589824
Number of I/O	232
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	324-LFBGA, CSPBGA
Supplier Device Package	324-CSPBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc6slx16-2csg324i

Table 3: eFUSE Programming Conditions⁽¹⁾

Symbol	Description	Min	Typ	Max	Units
V_{FS} ⁽²⁾	External voltage supply	3.2	3.3	3.4	V
I_{FS}	V_{FS} supply current	–	–	40	mA
V_{CCAUX}	Auxiliary supply voltage relative to GND	3.2	3.3	3.45	V
R_{FUSE} ⁽³⁾	External resistor from R_{FUSE} pin to GND	1129	1140	1151	Ω
V_{CCINT}	Internal supply voltage relative to GND	1.14	1.2	1.26	V
t_j	Temperature range	15	–	85	$^{\circ}\text{C}$

Notes:

1. These specifications apply during programming of the eFUSE AES key. Programming is only supported through JTAG. The AES key is only supported in the following devices: LX75, LX75T, LX100, LX100T, LX150, and LX150T.
2. When programming eFUSE, V_{FS} must be less than or equal to V_{CCAUX} . When not programming or when eFUSE is not used, Xilinx recommends connecting V_{FS} to GND. However, V_{FS} can be between GND and 3.45 V.
3. An R_{FUSE} resistor is required when programming the eFUSE AES key. When not programming or when eFUSE is not used, Xilinx recommends connecting the R_{FUSE} pin to V_{CCAUX} or GND. However, R_{FUSE} can be unconnected.

Table 5: Typical Quiescent Supply Current (Cont'd)

Symbol	Description	Device	Speed Grade				Units
			-3	-3N	-2	-1L	
I_{CCAUQ}	Quiescent V_{CCAU} supply current	LX4	2.5	2.5	2.5	2.5	mA
		LX9	2.5	2.5	2.5	2.5	mA
		LX16	3.0	3.0	3.0	3.0	mA
		LX25	4.0	4.0	4.0	4.0	mA
		LX25T	4.0	4.0	4.0	N/A	mA
		LX45	5.0	5.0	5.0	5.0	mA
		LX45T	5.0	5.0	5.0	N/A	mA
		LX75	7.0	7.0	7.0	7.0	mA
		LX75T	7.0	7.0	7.0	N/A	mA
		LX100	9.0	9.0	9.0	9.0	mA
		LX100T	9.0	9.0	9.0	N/A	mA
		LX150	12.0	12.0	12.0	12.0	mA
		LX150T	12.0	12.0	12.0	N/A	mA

Notes:

1. Typical values are specified at nominal voltage, 25°C junction temperatures (T_j). Industrial (I) grade devices have the same typical values as commercial (C) grade devices at 25°C, but higher values at 100°C. Use the XPE tool to calculate 100°C values. Nominal V_{CCINT} is 1.20V; use the XPE tool to calculate 1.23V values for the nominal V_{CCINT} of the extended performance range.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. If differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

Table 6: Power Supply Ramp Time

Symbol	Description	Speed Grade	Ramp Time	Units
V_{CCINTR}	Internal supply voltage ramp time	-3, -3N, -2	0.20 to 50.0	ms
		-1L	0.20 to 40.0	ms
V_{CCO2} ⁽¹⁾	Output drivers bank 2 supply voltage ramp time	All	0.20 to 50.0	ms
V_{CCAU}	Auxiliary supply voltage ramp time	All	0.20 to 50.0	ms

Notes:

1. The minimum V_{CCO2} for power-on reset and configuration is 1.65V.
2. Spartan-6 FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on ramp rate of the power supply. Use the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools to estimate current drain on these supplies. Spartan-6 devices do not have a required power-on sequence.

Table 10: Differential I/O Standard DC Input and Output Levels

I/O Standard	V _{ID}		V _{ICM}		V _{OD}		V _{OCM}		V _{OH}	V _{OL}
	mV, Min	mV, Max	V, Min	V, Max	mV, Min	mV, Max	V, Min	V, Max	V, Min	V, Max
LVDS_33 ⁽²⁾⁽³⁾	100	600	0.3	2.35	247	454	1.125	1.375	—	—
LVDS_25 ⁽²⁾⁽³⁾	100	600	0.3	2.35	247	454	1.125	1.375	—	—
BLVDS_25 ⁽²⁾⁽³⁾	100	—	0.3	2.35	240	460	Typical 50% V _{CCO}		—	—
MINI_LVDS_33	200	600	0.3	1.95	300	600	1.0	1.4	—	—
MINI_LVDS_25	200	600	0.3	1.95	300	600	1.0	1.4	—	—
LVPECL_33 ⁽²⁾⁽³⁾	100	1000	0.3	2.8 ⁽¹⁾	Inputs only					
LVPECL_25 ⁽²⁾⁽³⁾	100	1000	0.3	1.95	Inputs only					
RSDS_33 ⁽²⁾⁽³⁾	100	—	0.3	1.5	100	400	1.0	1.4	—	—
RSDS_25 ⁽²⁾⁽³⁾	100	—	0.3	1.5	100	400	1.0	1.4	—	—
TMDS_33	150	1200	2.7	3.23 ⁽¹⁾	400	800	V _{CCO} – 0.405	V _{CCO} – 0.190	—	—
PPDS_33 ⁽²⁾⁽³⁾	100	400	0.2	2.3	100	400	0.5	1.4	—	—
PPDS_25 ⁽²⁾⁽³⁾	100	400	0.2	2.3	100	400	0.5	1.4	—	—
DISPLAY_PORT	190	1260	0.3	2.35	—	—	Typical 50% V _{CCO}		—	—
DIFF_MOBILE_DDR	100	—	0.78	1.02	—	—	—	—	90% V _{CCO}	10% V _{CCO}
DIFF_HSTL_I	100	—	0.68	0.9	—	—	—	—	V _{CCO} – 0.4	0.4
DIFF_HSTL_II	100	—	0.68	0.9	—	—	—	—	V _{CCO} – 0.4	0.4
DIFF_HSTL_III	100	—	0.68	0.9	—	—	—	—	V _{CCO} – 0.4	0.4
DIFF_HSTL_I_18	100	—	0.8	1.1	—	—	—	—	V _{CCO} – 0.4	0.4
DIFF_HSTL_II_18	100	—	0.8	1.1	—	—	—	—	V _{CCO} – 0.4	0.4
DIFF_HSTL_III_18	100	—	0.8	1.1	—	—	—	—	V _{CCO} – 0.4	0.4
DIFF_SSTL3_I	100	—	1.0	1.9	—	—	—	—	V _{TT} + 0.6	V _{TT} – 0.6
DIFF_SSTL3_II	100	—	1.0	1.9	—	—	—	—	V _{TT} + 0.8	V _{TT} – 0.8
DIFF_SSTL2_I	100	—	1.0	1.5	—	—	—	—	V _{TT} + 0.61	V _{TT} – 0.61
DIFF_SSTL2_II	100	—	1.0	1.5	—	—	—	—	V _{TT} + 0.81	V _{TT} – 0.81
DIFF_SSTL18_I	100	—	0.7	1.1	—	—	—	—	V _{TT} + 0.47	V _{TT} – 0.47
DIFF_SSTL18_II	100	—	0.7	1.1	—	—	—	—	V _{TT} + 0.6	V _{TT} – 0.6
DIFF_SSTL15_II	100	—	0.55	0.95	—	—	—	—	V _{TT} + 0.4	V _{TT} – 0.4

Notes:

1. LVPECL_33 and TMDS_33 maximum V_{ICM} is the lower of V (maximum) or V_{CCAUX} – (V_{ID}/2)
2. When V_{CCAUX} = 3.3V, the DCD can be higher than 5% for V_{ICM} < 0.7V when using these I/O standards: LVDS_25, LVDS_33, BLVDS_25, LVPECL_25, LVPECL_33, RSDS_25, RSDS_33, PPDS_25, and PPDS_33.
3. The -1L devices require V_{CCAUX} = 2.5V when using the LVDS_25, LVDS_33, BLVDS_25, LVPECL_25, RSDS_25, RSDS_33, PPDS_25, and PPDS_33 I/O standards on inputs. LVPECL_33 is not supported in the -1L devices.

Table 23: GTP Transceiver Receiver Switching Characteristics

Symbol	Description			Min	Typ	Max	Units	
T _{RXELECIDLE}	Time for RXELECIDLE to respond to loss or restoration of data			—	75	—	ns	
R _{XOOBVDPP}	OOB detect threshold peak-to-peak			60	—	150	mV	
R _{XSST}	Receiver spread-spectrum tracking ⁽¹⁾			-5000	—	0	ppm	
R _{XRXL}	Run length (CID)	Internal AC capacitor bypassed			—	150	UI	
R _{XPPMTOL}	Data/REFCLK PPM offset tolerance	CDR 2 nd -order loop disabled			-200	—	200	
		CDR 2 nd -order loop enabled	PLL_RXDIVSEL_OUT = 1	-2000	—	2000	ppm	
			PLL_RXDIVSEL_OUT = 2	-2000	—	2000	ppm	
			PLL_RXDIVSEL_OUT = 4	-1000	—	1000	ppm	
SJ Jitter Tolerance⁽²⁾								
JT_SJ _{3.125}	Sinusoidal Jitter ⁽³⁾		3.125 Gb/s	0.4	—	—	UI	
JT_SJ _{2.5}	Sinusoidal Jitter ⁽³⁾		2.5 Gb/s	0.4	—	—	UI	
JT_SJ _{1.62}	Sinusoidal Jitter ⁽³⁾		1.62 Gb/s	0.5	—	—	UI	
JT_SJ _{1.25}	Sinusoidal Jitter ⁽³⁾		1.25 Gb/s	0.5	—	—	UI	
JT_SJ ₆₁₄	Sinusoidal Jitter ⁽³⁾		614 Mb/s	0.5	—	—	UI	
SJ Jitter Tolerance with Stressed Eye⁽²⁾⁽⁵⁾								
JT_TJSE _{3.125}	Total Jitter with stressed eye ⁽⁴⁾	3.125 Gb/s	0.65	—	—	—	UI	
JT_SJSE _{3.125}	Sinusoidal Jitter with stressed eye	3.125 Gb/s	0.1	—	—	—	UI	
JT_TJSE _{2.7}	Total Jitter with stressed eye ⁽⁴⁾	2.7 Gb/s	0.65	—	—	—	UI	
JT_SJSE _{2.7}	Sinusoidal Jitter with stressed eye	2.7 Gb/s	0.1	—	—	—	UI	

Notes:

1. Using PLL_RXDIVSEL_OUT = 1, 2, and 4.
2. All jitter values are based on a Bit Error Ratio of $1e^{-12}$.
3. Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.
4. Composed of 0.37 UI DJ in the form of ISI and 0.18 UI RJ.
5. Measured using PRBS7 data pattern.

Endpoint Block for PCI Express Designs Switching Characteristics

The Endpoint block for PCI Express is available in the Spartan-6 LXT devices. Consult the [Spartan-6 FPGA Integrated Endpoint Block for PCI Express](#) for further information.

Table 24: Maximum Performance for PCI Express Designs

Symbol	Description	Speed Grade				Units
		-3	-3N	-2	-1L	
F _{PCIEUSER}	User clock maximum frequency	62.5	62.5	62.5	N/A	MHz

Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Spartan-6 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [Switching Characteristics, page 19](#).

Table 25: Interface Performances

Description	I/O Resource	Clock Buffer	Data Width	Speed Grade				Units		
				-3	-3N	-2	-1L			
Networking Applications⁽¹⁾										
SDR LVDS transmitter or receiver	IOB SDR register	BUFG	—	400	400	375	250	Mb/s		
DDR LVDS transmitter or receiver	ODDR2/IDDR2 register	2 BUFGs	—	800	800	750	500	Mb/s		
SDR LVDS transmitter	OSERDES2	BUFPLL	2	500	500	500	250	Mb/s		
			3	750	750	750	375	Mb/s		
			4-8	1080	1050	950	500	Mb/s		
DDR LVDS transmitter	OSERDES2	2 BUFIO2s	2	500	500	500	250	Mb/s		
			3	750	750	750	375	Mb/s		
			4-8	1080	1050	950	500	Mb/s		
SDR LVDS receiver	ISERDES2 in RETIMED mode	BUFPLL	2	500	500	500	—	Mb/s		
			3	750	750	750	—	Mb/s		
			4-8	1080	1050	950	—	Mb/s		
DDR LVDS receiver	ISERDES2 in RETIMED mode	2 BUFIO2s	2	500	500	500	—	Mb/s		
			3	750	750	750	—	Mb/s		
			4-8	1080	1050	950	—	Mb/s		
Memory Interfaces (Implemented using the Spartan-6 FPGA Memory Controller Block)⁽²⁾										
Standard Performance (Standard V_{CCINT})										
DDR				400	Note 4	400	350	Mb/s		
DDR2				667	Note 4	625	400	Mb/s		
DDR3				800	Note 4	667	—	Mb/s		
LPDDR (Mobile_DDR)				400	Note 4	400	350	Mb/s		
Extended Performance (Requires Extended Performance V_{CCINT})⁽³⁾										
DDR2				800	Note 4	667	—	Mb/s		

Notes:

- Refer to [XAPP1064](#), *Source-Synchronous Serialization and Deserialization (up to 1050 Mb/s)* and [UG381](#), *Spartan-6 FPGA SelectIO Resources User Guide*.
- Refer to [UG388](#), *Spartan-6 FPGA Memory Controller User Guide*.
- Extended Memory Controller block performance for DDR2 can be achieved using the extended performance V_{CCINT} range from [Table 2](#).
- The LX4 device, all devices in the TQG144 and CPG196 packages, and the -3N speed grade do not support a Memory Controller Block.

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)

I/O Standard	T _{IOPI}				T _{IOOP}				T _{IOTP}				Units	
	Speed Grade				Speed Grade				Speed Grade					
	-3	-3N	-2	-1L ⁽¹⁾	-3	-3N	-2	-1L ⁽¹⁾	-3	-3N	-2	-1L ⁽¹⁾		
LVCMOS18, Slow, 24 mA	1.18	1.30	1.43	2.04	1.99	2.13	2.33	2.95	1.99	2.13	2.33	2.95	ns	
LVCMOS18, Fast, 2 mA	1.18	1.30	1.43	2.04	3.59	3.73	3.93	4.53	3.59	3.73	3.93	4.53	ns	
LVCMOS18, Fast, 4 mA	1.18	1.30	1.43	2.04	2.39	2.53	2.73	3.35	2.39	2.53	2.73	3.35	ns	
LVCMOS18, Fast, 6 mA	1.18	1.30	1.43	2.04	1.88	2.02	2.22	2.84	1.88	2.02	2.22	2.84	ns	
LVCMOS18, Fast, 8 mA	1.18	1.30	1.43	2.04	1.81	1.95	2.15	2.77	1.81	1.95	2.15	2.77	ns	
LVCMOS18, Fast, 12 mA	1.18	1.30	1.43	2.04	1.71	1.85	2.05	2.67	1.71	1.85	2.05	2.67	ns	
LVCMOS18, Fast, 16 mA	1.18	1.30	1.43	2.04	1.71	1.85	2.05	2.67	1.71	1.85	2.05	2.67	ns	
LVCMOS18, Fast, 24 mA	1.18	1.30	1.43	2.04	1.71	1.85	2.05	2.67	1.71	1.85	2.05	2.67	ns	
LVCMOS18_JEDEC, QUIETIO, 2 mA	0.94	1.06	1.19	1.41	5.91	6.05	6.25	6.79	5.91	6.05	6.25	6.79	ns	
LVCMOS18_JEDEC, QUIETIO, 4 mA	0.94	1.06	1.19	1.41	4.75	4.89	5.09	5.64	4.75	4.89	5.09	5.64	ns	
LVCMOS18_JEDEC, QUIETIO, 6 mA	0.94	1.06	1.19	1.41	4.04	4.18	4.38	4.96	4.04	4.18	4.38	4.96	ns	
LVCMOS18_JEDEC, QUIETIO, 8 mA	0.94	1.06	1.19	1.41	3.71	3.85	4.05	4.62	3.71	3.85	4.05	4.62	ns	
LVCMOS18_JEDEC, QUIETIO, 12 mA	0.94	1.06	1.19	1.41	3.35	3.49	3.69	4.28	3.35	3.49	3.69	4.28	ns	
LVCMOS18_JEDEC, QUIETIO, 16 mA	0.94	1.06	1.19	1.41	3.20	3.34	3.54	4.13	3.20	3.34	3.54	4.13	ns	
LVCMOS18_JEDEC, QUIETIO, 24 mA	0.94	1.06	1.19	1.41	2.96	3.10	3.30	3.98	2.96	3.10	3.30	3.98	ns	
LVCMOS18_JEDEC, Slow, 2 mA	0.94	1.06	1.19	1.41	4.59	4.73	4.93	5.54	4.59	4.73	4.93	5.54	ns	
LVCMOS18_JEDEC, Slow, 4 mA	0.94	1.06	1.19	1.41	3.69	3.83	4.03	4.60	3.69	3.83	4.03	4.60	ns	
LVCMOS18_JEDEC, Slow, 6 mA	0.94	1.06	1.19	1.41	3.00	3.14	3.34	3.94	3.00	3.14	3.34	3.94	ns	
LVCMOS18_JEDEC, Slow, 8 mA	0.94	1.06	1.19	1.41	2.19	2.33	2.53	3.18	2.19	2.33	2.53	3.18	ns	
LVCMOS18_JEDEC, Slow, 12 mA	0.94	1.06	1.19	1.41	1.99	2.13	2.33	2.95	1.99	2.13	2.33	2.95	ns	
LVCMOS18_JEDEC, Slow, 16 mA	0.94	1.06	1.19	1.41	1.99	2.13	2.33	2.95	1.99	2.13	2.33	2.95	ns	
LVCMOS18_JEDEC, Slow, 24 mA	0.94	1.06	1.19	1.41	1.99	2.13	2.33	2.95	1.99	2.13	2.33	2.95	ns	
LVCMOS18_JEDEC, Fast, 2 mA	0.94	1.06	1.19	1.41	3.57	3.71	3.91	4.52	3.57	3.71	3.91	4.52	ns	
LVCMOS18_JEDEC, Fast, 4 mA	0.94	1.06	1.19	1.41	2.39	2.53	2.73	3.35	2.39	2.53	2.73	3.35	ns	
LVCMOS18_JEDEC, Fast, 6 mA	0.94	1.06	1.19	1.41	1.88	2.02	2.22	2.84	1.88	2.02	2.22	2.84	ns	
LVCMOS18_JEDEC, Fast, 8 mA	0.94	1.06	1.19	1.41	1.80	1.94	2.14	2.76	1.80	1.94	2.14	2.76	ns	
LVCMOS18_JEDEC, Fast, 12 mA	0.94	1.06	1.19	1.41	1.72	1.86	2.06	2.68	1.72	1.86	2.06	2.68	ns	
LVCMOS18_JEDEC, Fast, 16 mA	0.94	1.06	1.19	1.41	1.72	1.86	2.06	2.68	1.72	1.86	2.06	2.68	ns	
LVCMOS18_JEDEC, Fast, 24 mA	0.94	1.06	1.19	1.41	1.72	1.86	2.06	2.68	1.72	1.86	2.06	2.68	ns	
LVCMOS15, QUIETIO, 2 mA	0.98	1.10	1.23	1.79	5.47	5.61	5.81	6.38	5.47	5.61	5.81	6.38	ns	
LVCMOS15, QUIETIO, 4 mA	0.98	1.10	1.23	1.79	4.61	4.75	4.95	5.51	4.61	4.75	4.95	5.51	ns	
LVCMOS15, QUIETIO, 6 mA	0.98	1.10	1.23	1.79	4.07	4.21	4.41	4.97	4.07	4.21	4.41	4.97	ns	
LVCMOS15, QUIETIO, 8 mA	0.98	1.10	1.23	1.79	3.91	4.05	4.25	4.81	3.91	4.05	4.25	4.81	ns	
LVCMOS15, QUIETIO, 12 mA	0.98	1.10	1.23	1.79	3.53	3.67	3.87	4.51	3.53	3.67	3.87	4.51	ns	
LVCMOS15, QUIETIO, 16 mA	0.98	1.10	1.23	1.79	3.32	3.46	3.66	4.31	3.32	3.46	3.66	4.31	ns	
LVCMOS15, Slow, 2 mA	0.98	1.10	1.23	1.79	4.18	4.32	4.52	5.11	4.18	4.32	4.52	5.11	ns	
LVCMOS15, Slow, 4 mA	0.98	1.10	1.23	1.79	3.42	3.56	3.76	4.34	3.42	3.56	3.76	4.34	ns	
LVCMOS15, Slow, 6 mA	0.98	1.10	1.23	1.79	2.29	2.43	2.63	3.24	2.29	2.43	2.63	3.24	ns	

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices⁽¹⁾ (Cont'd)

I/O Standard	T _{IOP1}		T _{IOOP}		T _{IOTP}		Units	
	Speed Grade		Speed Grade		Speed Grade			
	-3	-2	-3	-2	-3	-2		
DIFF_SSTL3_I	1.26	1.44	1.95	2.15	1.95	2.15	ns	
DIFF_SSTL3_II	1.26	1.44	1.94	2.14	1.94	2.14	ns	
DIFF_SSTL2_I	1.09	1.27	1.94	2.14	1.94	2.14	ns	
DIFF_SSTL2_II	1.09	1.27	1.90	2.10	1.90	2.10	ns	
DIFF_SSTL18_I	1.04	1.22	1.86	2.06	1.86	2.06	ns	
DIFF_SSTL18_II	1.05	1.23	1.82	2.02	1.82	2.02	ns	
DIFF_SSTL15_II	1.01	1.19	1.81	2.01	1.81	2.01	ns	
DIFF_MOBILE_DDR	1.04	1.22	1.89	2.09	1.89	2.09	ns	
LVTTL, QUIETIO, 2 mA	1.42	1.60	5.64	5.84	5.64	5.84	ns	
LVTTL, QUIETIO, 4 mA	1.42	1.60	4.46	4.66	4.46	4.66	ns	
LVTTL, QUIETIO, 6 mA	1.42	1.60	3.92	4.12	3.92	4.12	ns	
LVTTL, QUIETIO, 8 mA	1.42	1.60	3.37	3.57	3.37	3.57	ns	
LVTTL, QUIETIO, 12 mA	1.42	1.60	3.42	3.62	3.42	3.62	ns	
LVTTL, QUIETIO, 16 mA	1.42	1.60	3.09	3.29	3.09	3.29	ns	
LVTTL, QUIETIO, 24 mA	1.42	1.60	2.83	3.03	2.83	3.03	ns	
LVTTL, Slow, 2 mA	1.42	1.60	4.58	4.78	4.58	4.78	ns	
LVTTL, Slow, 4 mA	1.42	1.60	3.38	3.58	3.38	3.58	ns	
LVTTL, Slow, 6 mA	1.42	1.60	2.95	3.15	2.95	3.15	ns	
LVTTL, Slow, 8 mA	1.42	1.60	2.73	2.93	2.73	2.93	ns	
LVTTL, Slow, 12 mA	1.42	1.60	2.72	2.92	2.72	2.92	ns	
LVTTL, Slow, 16 mA	1.42	1.60	2.53	2.73	2.53	2.73	ns	
LVTTL, Slow, 24 mA	1.42	1.60	2.42	2.62	2.42	2.62	ns	
LVTTL, Fast, 2 mA	1.42	1.60	4.04	4.24	4.04	4.24	ns	
LVTTL, Fast, 4 mA	1.42	1.60	2.66	2.86	2.66	2.86	ns	
LVTTL, Fast, 6 mA	1.42	1.60	2.58	2.78	2.58	2.78	ns	
LVTTL, Fast, 8 mA	1.42	1.60	2.46	2.66	2.46	2.66	ns	
LVTTL, Fast, 12 mA	1.42	1.60	1.97	2.17	1.97	2.17	ns	
LVTTL, Fast, 16 mA	1.42	1.60	1.97	2.17	1.97	2.17	ns	
LVTTL, Fast, 24 mA	1.42	1.60	1.97	2.17	1.97	2.17	ns	
LVCMOS33, QUIETIO, 2 mA	1.41	1.59	5.65	5.85	5.65	5.85	ns	
LVCMOS33, QUIETIO, 4 mA	1.41	1.59	4.20	4.40	4.20	4.40	ns	
LVCMOS33, QUIETIO, 6 mA	1.41	1.59	3.65	3.85	3.65	3.85	ns	
LVCMOS33, QUIETIO, 8 mA	1.41	1.59	3.51	3.71	3.51	3.71	ns	
LVCMOS33, QUIETIO, 12 mA	1.41	1.59	3.09	3.29	3.09	3.29	ns	
LVCMOS33, QUIETIO, 16 mA	1.41	1.59	2.91	3.11	2.91	3.11	ns	
LVCMOS33, QUIETIO, 24 mA	1.41	1.59	2.73	2.93	2.73	2.93	ns	
LVCMOS33, Slow, 2 mA	1.41	1.59	4.59	4.79	4.59	4.79	ns	
LVCMOS33, Slow, 4 mA	1.41	1.59	3.14	3.34	3.14	3.34	ns	

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices⁽¹⁾ (Cont'd)


I/O Standard	T _{IOP1}		T _{IOOP}		T _{IOTP}		Units	
	Speed Grade		Speed Grade		Speed Grade			
	-3	-2	-3	-2	-3	-2		
LVCMOS18, QUIETIO, 16 mA	1.25	1.43	3.34	3.54	3.34	3.54	ns	
LVCMOS18, QUIETIO, 24 mA	1.25	1.43	3.18	3.38	3.18	3.38	ns	
LVCMOS18, Slow, 2 mA	1.25	1.43	4.79	4.99	4.79	4.99	ns	
LVCMOS18, Slow, 4 mA	1.25	1.43	3.84	4.04	3.84	4.04	ns	
LVCMOS18, Slow, 6 mA	1.25	1.43	3.17	3.37	3.17	3.37	ns	
LVCMOS18, Slow, 8 mA	1.25	1.43	2.37	2.57	2.37	2.57	ns	
LVCMOS18, Slow, 12 mA	1.25	1.43	2.13	2.33	2.13	2.33	ns	
LVCMOS18, Slow, 16 mA	1.25	1.43	2.13	2.33	2.13	2.33	ns	
LVCMOS18, Slow, 24 mA	1.25	1.43	2.13	2.33	2.13	2.33	ns	
LVCMOS18, Fast, 2 mA	1.25	1.43	3.78	3.98	3.78	3.98	ns	
LVCMOS18, Fast, 4 mA	1.25	1.43	2.54	2.74	2.54	2.74	ns	
LVCMOS18, Fast, 6 mA	1.25	1.43	2.02	2.22	2.02	2.22	ns	
LVCMOS18, Fast, 8 mA	1.25	1.43	1.95	2.15	1.95	2.15	ns	
LVCMOS18, Fast, 12 mA	1.25	1.43	1.85	2.05	1.85	2.05	ns	
LVCMOS18, Fast, 16 mA	1.25	1.43	1.85	2.05	1.85	2.05	ns	
LVCMOS18, Fast, 24 mA	1.25	1.43	1.85	2.05	1.85	2.05	ns	
LVCMOS18_JEDEC, QUIETIO, 2 mA	1.01	1.19	6.09	6.29	6.09	6.29	ns	
LVCMOS18_JEDEC, QUIETIO, 4 mA	1.01	1.19	4.89	5.09	4.89	5.09	ns	
LVCMOS18_JEDEC, QUIETIO, 6 mA	1.01	1.19	4.20	4.40	4.20	4.40	ns	
LVCMOS18_JEDEC, QUIETIO, 8 mA	1.01	1.19	3.87	4.07	3.87	4.07	ns	
LVCMOS18_JEDEC, QUIETIO, 12 mA	1.01	1.19	3.49	3.69	3.49	3.69	ns	
LVCMOS18_JEDEC, QUIETIO, 16 mA	1.01	1.19	3.34	3.54	3.34	3.54	ns	
LVCMOS18_JEDEC, QUIETIO, 24 mA	1.01	1.19	3.17	3.37	3.17	3.37	ns	
LVCMOS18_JEDEC, Slow, 2 mA	1.01	1.19	4.79	4.99	4.79	4.99	ns	
LVCMOS18_JEDEC, Slow, 4 mA	1.01	1.19	3.84	4.04	3.84	4.04	ns	
LVCMOS18_JEDEC, Slow, 6 mA	1.01	1.19	3.18	3.38	3.18	3.38	ns	
LVCMOS18_JEDEC, Slow, 8 mA	1.01	1.19	2.37	2.57	2.37	2.57	ns	
LVCMOS18_JEDEC, Slow, 12 mA	1.01	1.19	2.13	2.33	2.13	2.33	ns	
LVCMOS18_JEDEC, Slow, 16 mA	1.01	1.19	2.13	2.33	2.13	2.33	ns	
LVCMOS18_JEDEC, Slow, 24 mA	1.01	1.19	2.13	2.33	2.13	2.33	ns	
LVCMOS18_JEDEC, Fast, 2 mA	1.01	1.19	3.75	3.95	3.75	3.95	ns	
LVCMOS18_JEDEC, Fast, 4 mA	1.01	1.19	2.54	2.74	2.54	2.74	ns	
LVCMOS18_JEDEC, Fast, 6 mA	1.01	1.19	2.02	2.22	2.02	2.22	ns	
LVCMOS18_JEDEC, Fast, 8 mA	1.01	1.19	1.94	2.14	1.94	2.14	ns	
LVCMOS18_JEDEC, Fast, 12 mA	1.01	1.19	1.86	2.06	1.86	2.06	ns	
LVCMOS18_JEDEC, Fast, 16 mA	1.01	1.19	1.86	2.06	1.86	2.06	ns	
LVCMOS18_JEDEC, Fast, 24 mA	1.01	1.19	1.86	2.06	1.86	2.06	ns	

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices⁽¹⁾ (Cont'd)


I/O Standard	T _{IOP1}		T _{IOP0}		T _{IOTP}		Units	
	Speed Grade		Speed Grade		Speed Grade			
	-3	-2	-3	-2	-3	-2		
LVCMOS15, QUIETIO, 2 mA	1.05	1.23	5.63	5.83	5.63	5.83	ns	
LVCMOS15, QUIETIO, 4 mA	1.05	1.23	4.75	4.95	4.75	4.95	ns	
LVCMOS15, QUIETIO, 6 mA	1.05	1.23	4.21	4.41	4.21	4.41	ns	
LVCMOS15, QUIETIO, 8 mA	1.05	1.23	4.05	4.25	4.05	4.25	ns	
LVCMOS15, QUIETIO, 12 mA	1.05	1.23	3.74	3.94	3.74	3.94	ns	
LVCMOS15, QUIETIO, 16 mA	1.05	1.23	3.52	3.72	3.52	3.72	ns	
LVCMOS15, Slow, 2 mA	1.05	1.23	4.32	4.52	4.32	4.52	ns	
LVCMOS15, Slow, 4 mA	1.05	1.23	3.58	3.78	3.58	3.78	ns	
LVCMOS15, Slow, 6 mA	1.05	1.23	2.45	2.65	2.45	2.65	ns	
LVCMOS15, Slow, 8 mA	1.05	1.23	2.46	2.66	2.46	2.66	ns	
LVCMOS15, Slow, 12 mA	1.05	1.23	2.17	2.37	2.17	2.37	ns	
LVCMOS15, Slow, 16 mA	1.05	1.23	2.15	2.35	2.15	2.35	ns	
LVCMOS15, Fast, 2 mA	1.05	1.23	3.43	3.63	3.43	3.63	ns	
LVCMOS15, Fast, 4 mA	1.05	1.23	2.42	2.62	2.42	2.62	ns	
LVCMOS15, Fast, 6 mA	1.05	1.23	1.92	2.12	1.92	2.12	ns	
LVCMOS15, Fast, 8 mA	1.05	1.23	1.87	2.07	1.87	2.07	ns	
LVCMOS15, Fast, 12 mA	1.05	1.23	1.87	2.07	1.87	2.07	ns	
LVCMOS15, Fast, 16 mA	1.05	1.23	1.87	2.07	1.87	2.07	ns	
LVCMOS15_JEDEC, QUIETIO, 2 mA	1.10	1.28	5.64	5.84	5.64	5.84	ns	
LVCMOS15_JEDEC, QUIETIO, 4 mA	1.10	1.28	4.75	4.95	4.75	4.95	ns	
LVCMOS15_JEDEC, QUIETIO, 6 mA	1.10	1.28	4.21	4.41	4.21	4.41	ns	
LVCMOS15_JEDEC, QUIETIO, 8 mA	1.10	1.28	4.06	4.26	4.06	4.26	ns	
LVCMOS15_JEDEC, QUIETIO, 12 mA	1.10	1.28	3.75	3.95	3.75	3.95	ns	
LVCMOS15_JEDEC, QUIETIO, 16 mA	1.10	1.28	3.53	3.73	3.53	3.73	ns	
LVCMOS15_JEDEC, Slow, 2 mA	1.10	1.28	4.32	4.52	4.32	4.52	ns	
LVCMOS15_JEDEC, Slow, 4 mA	1.10	1.28	3.56	3.76	3.56	3.76	ns	
LVCMOS15_JEDEC, Slow, 6 mA	1.10	1.28	2.44	2.64	2.44	2.64	ns	
LVCMOS15_JEDEC, Slow, 8 mA	1.10	1.28	2.47	2.67	2.47	2.67	ns	
LVCMOS15_JEDEC, Slow, 12 mA	1.10	1.28	2.15	2.35	2.15	2.35	ns	
LVCMOS15_JEDEC, Slow, 16 mA	1.10	1.28	2.15	2.35	2.15	2.35	ns	
LVCMOS15_JEDEC, Fast, 2 mA	1.10	1.28	3.43	3.63	3.43	3.63	ns	
LVCMOS15_JEDEC, Fast, 4 mA	1.10	1.28	2.42	2.62	2.42	2.62	ns	
LVCMOS15_JEDEC, Fast, 6 mA	1.10	1.28	1.92	2.12	1.92	2.12	ns	
LVCMOS15_JEDEC, Fast, 8 mA	1.10	1.28	1.87	2.07	1.87	2.07	ns	
LVCMOS15_JEDEC, Fast, 12 mA	1.10	1.28	1.87	2.07	1.87	2.07	ns	
LVCMOS15_JEDEC, Fast, 16 mA	1.10	1.28	1.87	2.07	1.87	2.07	ns	
LVCMOS12, QUIETIO, 2 mA	0.98	1.16	6.54	6.74	6.54	6.74	ns	
LVCMOS12, QUIETIO, 4 mA	0.98	1.16	5.12	5.32	5.12	5.32	ns	

Output Delay Measurements

Output delays are measured using a Tektronix P6245 TDS500/600 probe (<1 pF) across approximately 4" of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4" trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in [Figure 4](#) and [Figure 5](#).



[Figure 4: Single-Ended Test Setup](#)



[Figure 5: Differential Test Setup](#)

Measurements and test conditions are reflected in the IBIS models except where the IBIS format precludes it. Parameters V_{REF} , R_{REF} , C_{REF} , and V_{MEAS} fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:

1. Simulate the output driver of choice into the generalized test setup, using values from [Table 32](#).
2. Record the time to V_{MEAS} .
3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to V_{MEAS} .
5. Compare the results of steps 2 and 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.

[Table 32: Output Delay Measurement Methodology](#)

Description	I/O Standard Attribute	R_{REF} (Ω)	C_{REF} ⁽¹⁾ (pF)	V_{MEAS} (V)	V_{REF} (V)
LVTTL (Low-Voltage Transistor-Transistor Logic)	LVTTL (all)	1M	0	1.4	0
LVCMOS (Low-Voltage CMOS), 3.3V	LVCMOS33	1M	0	1.65	0
LVCMOS, 2.5V	LVCMOS25	1M	0	1.25	0
LVCMOS, 1.8V	LVCMOS18	1M	0	0.9	0
LVCMOS, 1.5V	LVCMOS15	1M	0	0.75	0
LVCMOS, 1.2V	LVCMOS12	1M	0	0.6	0
PCI (Peripheral Component Interface) 33 MHz and 66 MHz, 3.3V	PCI33_3, PCI66_3 (rising edge)	25	10 ⁽²⁾	0.94	0
	PCI33_3, PCI66_3 (falling edge)	25	10 ⁽²⁾	2.03	3.3
HSTL (High-Speed Transceiver Logic), Class I	HSTL_I	50	0	V_{REF}	0.75
HSTL, Class II	HSTL_II	25	0	V_{REF}	0.75
HSTL, Class III	HSTL_III	50	0	0.9	1.5
HSTL, Class I, 1.8V	HSTL_I_18	50	0	V_{REF}	0.9
HSTL, Class II, 1.8V	HSTL_II_18	25	0	V_{REF}	0.9
HSTL, Class III, 1.8V	HSTL_III_18	50	0	1.1	1.8
SSTL (Stub Series Terminated Logic), Class I, 1.8V	SSTL18_I	50	0	V_{REF}	0.9
SSTL, Class II, 1.8V	SSTL18_II	25	0	V_{REF}	0.9
SSTL, Class I, 2.5V	SSTL2_I	50	0	V_{REF}	1.25

Table 33: Spartan-6 FPGA V_{CCO}/GND Pairs per Bank

Package	Devices	Description	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5
TQG144	LX	V _{CCO} /GND Pairs	3	3	2	3	N/A	N/A
		Maximum I/O per Pair	8	8	13	8	N/A	N/A
CPG196	LX	V _{CCO} /GND Pairs	4	6	4	6	N/A	N/A
		Maximum I/O per Pair	6	4	7	4	N/A	N/A
CSG225	LX	V _{CCO} /GND Pairs	4	4	4	4	N/A	N/A
		Maximum I/O per Pair	10	10	9	10	N/A	N/A
FT(G)256	LX	V _{CCO} /GND Pairs	5	6	4	5	N/A	N/A
		Maximum I/O per Pair	8	9	9	10	N/A	N/A
CSG324	LX	V _{CCO} /GND Pairs	6	6	6	6	N/A	N/A
		Maximum I/O per Pair	10	9	10	9	N/A	N/A
	LXT	V _{CCO} /GND Pairs	4	6	6	6	N/A	N/A
		Maximum I/O per Pair	4	9	10	9	N/A	N/A
CS(G)484	LX	V _{CCO} /GND Pairs	8	13	8	13	N/A	N/A
		Maximum I/O per Pair	7	8	7	8	N/A	N/A
	LXT	V _{CCO} /GND Pairs	7	12	8	13	N/A	N/A
		Maximum I/O per Pair	5	8	6	8	N/A	N/A
FG(G)484	LX	V _{CCO} /GND Pairs	10	10	11	11	N/A	N/A
		Maximum I/O per Pair	6	8	9	8	N/A	N/A
	LXT	V _{CCO} /GND Pairs	6	10	11	10	N/A	N/A
		Maximum I/O per Pair	7	8	7	8	N/A	N/A
FG(G)676	LX45	V _{CCO} /GND Pairs	12	15	10	16	N/A	N/A
		Maximum I/O per Pair	3	7	8	7	N/A	N/A
	LX75, LX100, LX150	V _{CCO} /GND Pairs	12	9	10	10	6	6
		Maximum I/O per Pair	9	10	9	9	8	9
FG(G)900	LXT	V _{CCO} /GND Pairs	10	8	10	8	7	7
		Maximum I/O per Pair	8	7	8	8	7	7
	LX	V _{CCO} /GND Pairs	17	14	17	14	7	8
		Maximum I/O per Pair	7	6	7	8	7	6
	LXT	V _{CCO} /GND Pairs	15	14	13	14	7	8
		Maximum I/O per Pair	7	6	8	8	7	6

Table 34: SSO Limit per V_{CCO}/GND Pair

V _{CCO}	I/O Standard	Drive	Slew	SSO Limit per V _{CCO} /GND Pair			
				All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324		All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324	
				Bank 0/2	Bank 1/3	Bank 0/2	Bank 1/3/4/5
1.2V	LVCMOS12, LVCMOS12_JEDEC	2	Fast	30 ⁽¹⁾	35	30	35
			Slow	51	55	51	52
			QuietIO	71	58	71	70
		4	Fast	17	17	17	19
			Slow	23	25	23	22
			QuietIO	35	32	35	32
		6	Fast	13	15	13	14
			Slow	19	20	19	17
			QuietIO	26	24	26	24
		8	Fast	N/A	12	N/A	12
			Slow	N/A	15	N/A	13
			QuietIO	N/A	20	N/A	19
		12	Fast	N/A	5	N/A	4
			Slow	N/A	8	N/A	5
			QuietIO	N/A	11	N/A	10

Table 34: SSO Limit per V_{CCO}/GND Pair (Cont'd)

V _{CCO}	I/O Standard	Drive	Slew	SSO Limit per V _{CCO} /GND Pair					
				All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324		All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324			
				Bank 0/2	Bank 1/3	Bank 0/2	Bank 1/3/4/5		
1.5V	LVCMOS15, LVCMOS15_JEDEC	2	Fast	33	40	33	41		
			Slow	57	62	57	56		
			QuietIO	70	67	70	66		
		4	Fast	19	21	19	21		
			Slow	30	30	30	24		
			QuietIO	38	33	38	30		
		6	Fast	14	16	14	16		
			Slow	18	19	18	17		
			QuietIO	27	24	27	21		
		8	Fast	11	13	11	12		
			Slow	16	16	16	14		
			QuietIO	23	20	23	17		
		12	Fast	N/A	5	N/A	4		
			Slow	N/A	8	N/A	5		
			QuietIO	N/A	10	N/A	9		
		16	Fast	N/A	5	N/A	4		
			Slow	N/A	8	N/A	8		
			QuietIO	N/A	10	N/A	9		
HSTL_I				9	10	9	10		
HSTL_II				N/A	5	N/A	6		
HSTL_III				7	9	7	9		
DIFF_HSTL_I				27	30	27	30		
DIFF_HSTL_II				N/A	15	N/A	18		
DIFF_HSTL_III				21	27	21	27		
SSTL_15_II ⁽³⁾				N/A	5	N/A	4		
DIFF_SSTL_15_II ⁽³⁾				N/A	15	N/A	12		

Table 34: SSO Limit per V_{CCO}/GND Pair (Cont'd)

V _{CCO}	I/O Standard	Drive	Slew	SSO Limit per V _{CCO} /GND Pair					
				All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324		All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324			
				Bank 0/2	Bank 1/3	Bank 0/2	Bank 1/3/4/5		
1.8V	LVCMOS18, LVCMOS18_JEDEC	2	Fast	39	46	39	47		
			Slow	65	75	65	74		
			QuietIO	80	80	80	85		
		4	Fast	22	25	22	25		
			Slow	38	36	38	29		
			QuietIO	45	40	45	35		
		6	Fast	16	18	16	17		
			Slow	27	25	27	19		
			QuietIO	30	28	30	23		
		8	Fast	13	15	13	14		
			Slow	16	18	16	16		
			QuietIO	25	22	25	18		
		12	Fast	5	7	5	5		
			Slow	7	8	7	6		
			QuietIO	11	10	11	8		
		16	Fast	4	5	4	4		
			Slow	7	8	7	5		
			QuietIO	11	10	11	8		
		24	Fast	N/A	5	N/A	3		
			Slow	N/A	8	N/A	8		
			QuietIO	N/A	10	N/A	8		
HSTL_I_18				9	10	9	9		
HSTL_II_18				N/A	5	N/A	6		
HSTL_III_18				9	10	9	11		
DIFF_HSTL_I_18				27	30	27	27		
DIFF_HSTL_II_18				N/A	15	N/A	18		
DIFF_HSTL_III_18				27	30	27	33		
MOBILE_DDR (3)				12	14	12	14		
DIFF_MOBILE_DDR (3)				36	42	36	42		
SSTL_18_I (3)				9	10	9	10		
SSTL_18_II (3)				N/A	5	N/A	4		
DIFF_SSTL_18_I (3)				27	30	27	30		
DIFF_SSTL_18_II (3)				N/A	15	N/A	12		

Input/Output Logic Switching Characteristics

Table 35: ILOGIC2 Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-3N	-2	-1L	
Setup/Hold						
T _{ICE0CK} /T _{ICKCE0}	CE0 pin Setup/Hold with respect to CLK	0.56/ -0.30	0.56/ -0.25	0.79/ -0.22	1.21/ -0.52	ns
T _{ISRCK} /T _{ICKSR}	SR pin Setup/Hold with respect to CLK	0.74/ -0.23	0.74/ -0.22	0.98/ -0.20	1.31/ -0.45	ns
T _{IDOCK} /T _{IOCKD}	D pin Setup/Hold with respect to CLK without Delay	1.19/ -0.83	1.36/ -0.83	1.73/ -0.83	2.18/ -1.77	ns
T _{IDOCKD} /T _{IOCKDD}	DDLY pin Setup/Hold with respect to CLK (using IODELAY2)	0.31/ 0.00	0.47/ 0.00	0.54/ 0.00	0.63/ -0.39	ns
Combinatorial						
T _{IDI}	D pin to O pin propagation delay, no Delay	0.95	1.28	1.53	2.25	ns
T _{IDID}	DDLY pin to O pin propagation delay (using IODELAY2)	0.23	0.39	0.44	0.74	ns
Sequential Delays						
T _{IDLO}	D pin to Q pin using flip-flop as a latch without Delay	1.56	1.86	2.39	3.49	ns
T _{IDLOD}	DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY2)	0.68	0.97	1.20	1.94	ns
T _{ICKQ}	CLK to Q outputs for XC devices	1.03	1.24	1.43	2.11	ns
	CLK to Q outputs for XA and XQ devices	1.38	N/A	1.78	2.11	ns
T _{TRQ_ILOGIC2}	SR pin to Q outputs	1.81	1.81	2.50	3.05	ns

Table 36: OLOGIC2 Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-3N	-2	-1L	
Setup/Hold						
T _{ODCK} /T _{OCKD}	D1/D2 pins Setup/Hold with respect to CLK	0.81/ -0.05	0.86/ -0.05	1.18/ 0.00	1.73/ -0.27	ns
T _{OOC ECK} /T _{OCKOCE}	OCE pin Setup/Hold with respect to CLK	0.75/ -0.10	0.75/ -0.10	1.01/ -0.05	1.66/ -0.23	ns
T _{OSRCK} /T _{OCKSR}	SR pin Setup/Hold with respect to CLK	0.70/ -0.28	0.79/ -0.28	1.03/ -0.23	1.39/ -0.47	ns
T _{OTCK} /T _{OCKT}	T1/T2 pins Setup/Hold with respect to CLK	0.24/ -0.08	0.56/ -0.06	0.83/ -0.01	0.99/ -0.19	ns
T _{OTCECK} /T _{OCKTCE}	TCE pin Setup/Hold with respect to CLK	0.58/ -0.06	0.72/ -0.06	1.18/ -0.01	1.51/ -0.13	ns
Sequential Delays						
T _{OCKQ}	CLK to OQ/TQ out for XC devices	0.48	0.51	0.74	0.74	ns
	CLK to OQ/TQ out for XA and XQ devices	0.85	N/A	1.16	0.74	ns
T _{TRQ_OLOGIC2}	SR pin to OQ/TQ out	1.81	1.81	2.50	3.05	ns

Input Serializer/Deserializer Switching Characteristics

Table 37: ISERDES2 Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-3N	-2	-1L	
Setup/Hold for Control Lines						
T _{ISCKC_BITSLIP} / T _{ISCKC_BITSLIP}	BITSLIP pin Setup/Hold with respect to CLKDIV	0.16/ -0.09	0.20/ -0.09	0.31/ -0.09	0.34/ -0.14	ns
T _{ISCKC_CE} / T _{ISCKC_CE}	CE pin Setup/Hold with respect to CLK	0.71/ -0.47	0.71/ -0.42	0.97/ -0.42	1.39/ -0.71	ns
Setup/Hold for Data Lines						
T _{ISDCK_D} / T _{ISCKD_D}	D pin Setup/Hold with respect to CLK	0.24/ -0.15	0.25/ -0.05	0.29/ -0.05	0.09/ -0.05	ns
T _{ISDCK_DDLY} / T _{ISCKD_DDLY}	DDLY pin Setup/Hold with respect to CLK (using IODELAY2)	-0.25/ 0.30	-0.25/ 0.42	-0.25/ 0.56	-0.54/ 0.67	ns
T _{ISDCK_D_DDR} / T _{ISCKD_D_DDR}	D pin Setup/Hold with respect to CLK at DDR mode	-0.03/ 0.04	-0.03/ 0.16	-0.03/ 0.18	-0.05/ 0.12	ns
T _{ISDCK_DDLY_DDR} / T _{ISCKD_DDLY_DDR}	D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY2)	-0.40/ 0.48	-0.40/ 0.53	-0.40/ 0.71	-0.71/ 0.86	ns
Sequential Delays						
T _{ISCKO_Q}	CLKDIV to out at Q pin	1.30	1.44	2.02	2.22	ns
F _{CLKDIV}	CLKDIV maximum frequency	270	262.5	250	125	MHz

Output Serializer/Deserializer Switching Characteristics

Table 38: OSERDES2 Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-3N	-2	-1L	
Setup/Hold						
T _{OSDCK_D} / T _{OSCKD_D}	D input Setup/Hold with respect to CLKDIV	-0.03/ 1.02	-0.03/ 1.17	-0.03/ 1.27	-0.02/ 0.23	ns
T _{OSDCK_T} / T _{OSCKD_T} ⁽¹⁾	T input Setup/Hold with respect to CLK	-0.05/ 1.03	-0.05/ 1.13	-0.05/ 1.23	-0.05/ 0.24	ns
T _{OSCCK_OCE} / T _{OSCKC_OCE}	OCE input Setup/Hold with respect to CLK	0.12/ -0.03	0.15/ -0.03	0.24/ -0.03	0.28/ -0.17	ns
T _{OSCCK_TCE} / T _{OSCKC_TCE}	TCE input Setup/Hold with respect to CLK	0.14/ -0.08	0.17/ -0.08	0.27/ -0.08	0.31/ -0.16	ns
Sequential Delays						
T _{OSCKO_OQ}	Clock to out from CLK to OQ	0.94	1.11	1.51	1.89	ns
T _{OSCKO_TQ}	Clock to out from CLK to TQ	0.94	1.11	1.51	1.91	ns
F _{CLKDIV}	CLKDIV maximum frequency	270	262.5	250	125	MHz

Notes:

1. T_{OSDCK_T2} / T_{OSCKD_T2} (T input setup/hold with respect to CLKDIV) are reported as T_{OSDCK_T} / T_{OSCKD_T} in TRACE report.

Input/Output Delay Switching Characteristics

Table 39: IODELAY2 Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-3N	-2	-1L ⁽³⁾	
T _{IODCCK_CAL} / T _{IODCKC_CAL}	CAL pin Setup/Hold with respect to CK	0.28/ -0.13	0.33/ -0.13	0.48/ -0.13	N/A	ns
T _{IODCCK_CE} / T _{IODCKC_CE}	CE pin Setup/Hold with respect to CK	0.17/ -0.03	0.17/ -0.03	0.25/ -0.02	N/A	ns
T _{IODCCK_INC} / T _{IODCKC_INC}	INC pin Setup/Hold with respect to CK	0.10/ 0.02	0.12/ 0.03	0.18/ 0.06	N/A	ns
T _{IODCCK_RST} / T _{IODCKC_RST}	RST pin Setup/Hold with respect to CK	0.12/ -0.02	0.15/ -0.02	0.22/ -0.01	N/A	ns
T _{TAP1} ⁽²⁾	Maximum tap 1 delay	8	14	16	N/A	ps
T _{TAP2}	Maximum tap 2 delay	40	66	77	N/A	ps
T _{TAP3}	Maximum tap 3 delay	95	120	140	N/A	ps
T _{TAP4}	Maximum tap 4 delay	108	141	166	N/A	ps
T _{TAP5}	Maximum tap 5 delay	171	194	231	N/A	ps
T _{TAP6}	Maximum tap 6 delay	207	249	292	N/A	ps
T _{TAP7}	Maximum tap 7 delay	212	276	343	N/A	ps
T _{TAP8}	Maximum tap 8 delay	322	341	424	N/A	ps
F _{MINCAL}	Minimum allowed bit rate for calibration in variable mode: VARIABLE_FROM_ZERO, VARIABLE_FROM_HALF_MAX, and DIFF_PHASE_DETECTOR.	188	188	188	N/A	Mb/s
T _{IODDO_IDATAIN}	Propagation delay through IODELAY2	Note 1	Note 1	Note 1	Note 3	—
T _{IODDO_ODATAIN}	Propagation delay through IODELAY2	Note 1	Note 1	Note 1	Note 3	—

Notes:

1. Delay depends on IODELAY2 tap setting. See TRACE report for actual values.
2. Maximum delay = integer (number of taps/8) × T_{TAP8} + T_{TAPn} (where n equals the remainder). For minimum delay consult the TRACE setup and hold report. Minimum delay is typically greater than 30% of the maximum delay. Tap delays can vary by device and overall conditions. See TRACE report for actual values.
3. Spartan-6 -1L devices only support tap 0. See TRACE report for actual values.

Table 44: DSP48A1 Switching Characteristics (Cont'd)

Symbol	Description	Pre-adder	Multiplier	Post-adder	Speed Grade				Units
					-3	-3N	-2	-1L	
$T_{DSPDCK_OPMODE_PREG}$ / $T_{DSPCKD_OPMODE_PREG}$	OPMODE input to P register CLK	Yes	Yes	Yes	6.21/ -0.84	7.27/ -0.84	7.27/ -0.84	10.43/ -0.84	ns
		No	Yes	Yes	1.69/ -0.87	1.98/ -0.87	1.98/ -0.87	3.62/ -0.87	ns
		No	No	Yes	2.09/ -0.22	2.30/ -0.22	2.30/ -0.22	3.79/ -0.22	ns
Clock to Out from Output Register Clock to Output Pin									
$T_{DSPCKO_P_PREG}$	CLK (PREG) to P output	N/A	N/A	N/A	1.20	1.34	1.34	1.90	ns
Clock to Out from Pipeline Register Clock to Output Pins									
$T_{DSPCKO_P_MREG}$	CLK (MREG) to P output	N/A	N/A	Yes	3.38	3.95	3.95	5.83	ns
Clock to Out from Input Register Clock to Output Pins									
$T_{DSPCKO_P_A1REG}$	CLK (A1REG) to P output	N/A	Yes	Yes	5.02	5.87	5.87	9.65	ns
$T_{DSPCKO_P_B1REG}$	CLK (B1REG) to P output	N/A	Yes	Yes	5.02	5.87	5.87	9.63	ns
$T_{DSPCKO_P_CREG}$	CLK (CREG) to P output	N/A	N/A	Yes	3.12	3.64	3.64	5.24	ns
$T_{DSPCKO_P_DREG}$	CLK (DREG) to P output	Yes	Yes	Yes	6.77	7.92	7.92	12.53	ns
Combinatorial Delays from Input Pins to Output Pins									
$T_{DSPDO_A_P}$	A input to P output	N/A	No	Yes	2.85	3.33	3.33	4.73	ns
		N/A	Yes	No ⁽²⁾	3.35	3.93	3.93	6.74	ns
		N/A	Yes	Yes	4.56	5.22	5.22	8.94	ns
$T_{DSPDO_B_P}$	B input to P output	Yes	No	No ⁽²⁾	3.22	3.76	3.76	5.55	ns
		Yes	Yes	No ⁽²⁾	6.01	6.54	6.54	9.76	ns
		Yes	Yes	Yes	6.27	7.34	7.34	11.96	ns
$T_{DSPDO_C_P}$	C input to P output	N/A	N/A	Yes	2.69	3.15	3.15	4.68	ns
$T_{DSPDO_D_P}$	D input to P output	Yes	Yes	Yes	6.31	7.38	7.38	11.81	ns
$T_{DSPDO_OPMODE_P}$	OPMODE input to P output	Yes	Yes	Yes	6.43	7.52	7.52	11.84	ns
		No	Yes	Yes	4.84	5.66	5.66	9.25	ns
		No	No	Yes	3.11	3.49	3.49	5.03	ns
Maximum Frequency									
F_{MAX}	All registers used	Yes	Yes	Yes	390	333	333	213	MHz

Notes:

1. A Yes signifies that the component is in the path. A No signifies that the component is being bypassed. N/A signifies not applicable because no path exists.
2. Implemented in the post-adder by adding to zero.

Table 68: Global Clock Input to Output Delay With DCM and PLL in System-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-3	-3N	-2	-1L	
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> DCM in System-Synchronous Mode and PLL in DCM2PLL Mode.							
$T_{ICKOFDCM_PLL}$	Global Clock and OUTFF with DCM and PLL	XC6SLX4	4.78	N/A	6.32	7.09	ns
		XC6SLX9	4.78	5.24	6.32	7.09	ns
		XC6SLX16	4.70	5.12	5.94	6.63	ns
		XC6SLX25	4.70	5.09	5.92	7.30	ns
		XC6SLX25T	4.70	5.09	5.92	N/A	ns
		XC6SLX45	4.63	4.98	5.83	7.26	ns
		XC6SLX45T	4.63	4.98	5.83	N/A	ns
		XC6SLX75	4.68	5.04	5.88	6.90	ns
		XC6SLX75T	4.68	5.04	5.88	N/A	ns
		XC6SLX100	4.72	5.07	5.92	7.77	ns
		XC6SLX100T	4.76	5.07	5.92	N/A	ns
		XC6SLX150	4.44	4.73	5.31	6.96	ns
		XC6SLX150T	4.44	4.73	5.31	N/A	ns
		XA6SLX4	5.07	N/A	6.18	N/A	ns
		XA6SLX9	5.07	N/A	6.18	N/A	ns
		XA6SLX16	5.22	N/A	5.77	N/A	ns
		XA6SLX25	5.01	N/A	5.80	N/A	ns
		XA6SLX25T	5.01	N/A	5.90	N/A	ns
		XA6SLX45	4.93	N/A	5.67	N/A	ns
		XA6SLX45T	4.93	N/A	5.67	N/A	ns
		XA6SLX75	4.94	N/A	5.70	N/A	ns
		XA6SLX75T	4.94	N/A	5.70	N/A	ns
		XA6SLX100	N/A	N/A	5.77	N/A	ns
		XQ6SLX75	N/A	N/A	5.70	6.90	ns
		XQ6SLX75T	4.94	N/A	5.70	N/A	ns
		XQ6SLX150	N/A	N/A	5.31	6.96	ns
		XQ6SLX150T	5.02	N/A	5.31	N/A	ns

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM and PLL output jitter are already included in the timing calculation.

Date	Version	Description of Revisions
09/14/11	2.4	<p>Production release of the XA6SLX4 and XA6SLX9 devices in Table 26 and Table 27 using ISE v13.2 software with -2 and -3 speed specification v1.19. Added production released version of the XA6SLX100 to Table 26 and Table 27 using ISE v13.3 software with -2 speed specification v1.20.</p> <p>Updated R_{OUT_TERM} description in Table 4. Fixed the LVPECL V_H error in Table 31. Updated introduction in Simultaneously Switching Outputs. Added the XA6SLX100 to Table 63 through Table 78, and Table 81. Added Note 4 to Table 78 because the T_{CKSKEW} for the XC6SLX100 is not the same as the T_{CKSKEW} for the XA6SLX100.</p> <p>Revised the revision history for version 1.6 dated 06/24/10. Removed the parenthetical statement about the -3N speed grade: (specifications are identical to the -3 speed grade).</p>
10/17/11	3.0	<p>Changed the data sheet from Preliminary Product Specification to Product Specification.</p> <p>Updated the Switching Characteristics, page 19 speed specification version ISE v13.3 software to -2 and -3 speed specification v1.20 and -1L speed specification of v1.08. Also updated Note 1 in Table 27.</p> <p>In Table 43, Block RAM Switching Characteristics, the F_{MAX} value for the -2 speed grade has been changed from 260 MHz to 280 MHz.</p> <p>In Table 54, Switching Characteristics for the DLL, a Note 6 was added and linked to CLKIN_CLKFB_PHASE.</p>