



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 1139  |
| Number of Logic Elements/Cells | 14579   |
| Total RAM Bits                 | 589824  |
| Number of I/O                  | 106   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.14V ~ 1.26V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 196-TFBGA, CSBGA  |
| Supplier Device Package        | 196-CSPBGA (8x8)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc6slx16-3cpg196i">https://www.e-xfl.com/product-detail/xilinx/xc6slx16-3cpg196i</a> |

Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)

| Symbol                      | Description   |  |                        | Units                                 |               |   |
|-----------------------------|---|--|------------------------|---------------------------------------|---------------|---|
| $V_{IN}$ and $V_{TS}^{(3)}$ | I/O input voltage or voltage applied to 3-state output, relative to GND <sup>(4)</sup>            | All user and dedicated I/Os            | Commercial             | DC                                    | -0.60 to 4.10 | V |
|                             |   |  |                        | 20% overshoot duration                | -0.75 to 4.25 | V |
|                             |   |  |                        | 8% overshoot duration <sup>(5)</sup>  | -0.75 to 4.40 | V |
|                             |   | Industrial                             | DC                     | DC                                    | -0.60 to 3.95 | V |
|                             |   |  |                        | 20% overshoot duration                | -0.75 to 4.15 | V |
|                             |   |  |                        | 4% overshoot duration <sup>(5)</sup>  | -0.75 to 4.40 | V |
|                             |   | Expanded (Q)                           | DC                     | DC                                    | -0.60 to 3.95 | V |
|                             |   |  |                        | 20% overshoot duration                | -0.75 to 4.15 | V |
|                             |   |  |                        | 4% overshoot duration <sup>(5)</sup>  | -0.75 to 4.40 | V |
|                             |   | Restricted to maximum of 100 user I/Os | Commercial             | 20% overshoot duration                | -0.75 to 4.35 | V |
|                             |   |  |                        | 15% overshoot duration <sup>(5)</sup> | -0.75 to 4.40 | V |
|                             |   |  |                        | 10% overshoot duration                | -0.75 to 4.45 | V |
|                             |   | Industrial                             | 20% overshoot duration | 20% overshoot duration                | -0.75 to 4.25 | V |
|                             |   |  |                        | 10% overshoot duration                | -0.75 to 4.35 | V |
|                             |   |  |                        | 8% overshoot duration <sup>(5)</sup>  | -0.75 to 4.40 | V |
|                             |   | Expanded (Q)                           | 20% overshoot duration | 20% overshoot duration                | -0.75 to 4.25 | V |
|                             |   |  |                        | 10% overshoot duration                | -0.75 to 4.35 | V |
|                             |   |  |                        | 8% overshoot duration <sup>(5)</sup>  | -0.75 to 4.40 | V |
| $T_{STG}$                   | Storage temperature (ambient)   |  |                        | -65 to 150                            | °C            |   |
| $T_{SOL}$                   | Maximum soldering temperature <sup>(6)</sup> (TQG144, CPG196, CSG225, CSG324, CSG484, and FTG256) |  |                        | +260                                  | °C            |   |
|                             | Maximum soldering temperature <sup>(6)</sup> (Pb-free packages: FGG484, FGG676, and FGG900)       |  |                        | +250                                  | °C            |   |
|                             | Maximum soldering temperature <sup>(6)</sup> (Pb packages: CS484, FT256, FG484, FG676, and FG900) |  |                        | +220                                  | °C            |   |
| $T_j$                       | Maximum junction temperature <sup>(6)</sup>   |  |                        | +125                                  | °C            |   |

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- When programming eFUSE,  $V_{FS} \leq V_{CCAUX}$ . Requires up to 40 mA current. For read mode,  $V_{FS}$  can be between GND and 3.45 V.
- I/O absolute maximum limit applied to DC and AC signals. Overshoot duration is the percentage of a data period that the I/O is stressed beyond 3.45V.
- For I/O operation, refer to [UG381: Spartan-6 FPGA SelectIO Resources User Guide](#).
- Maximum percent overshoot duration to meet 4.40V maximum.
- For soldering guidelines and thermal considerations, see [UG385: Spartan-6 FPGA Packaging and Pinout Specification](#).

Table 2: Recommended Operating Conditions<sup>(1)</sup>

| Symbol                | Description  |   |                                     | Min   | Typ  | Max             | Units            |
|-----------------------|--|---|-------------------------------------|-------|------|-----------------|------------------|
| $V_{CCINT}$           | Internal supply voltage relative to GND  | -3, -3N, -2                                   | Standard performance <sup>(2)</sup> | 1.14  | 1.2  | 1.26            | V                |
|                       |  | -3, -2  | Extended performance <sup>(2)</sup> | 1.2   | 1.23 | 1.26            | V                |
|                       |  | -1L   | Standard performance <sup>(2)</sup> | 0.95  | 1.0  | 1.05            | V                |
| $V_{CCAUX}^{(3)(4)}$  | Auxiliary supply voltage relative to GND   | $V_{CCAUX} = 2.5V^{(5)}$                      |                                     | 2.375 | 2.5  | 2.625           | V                |
|                       |  | $V_{CCAUX} = 3.3V$                            |                                     | 3.15  | 3.3  | 3.45            | V                |
| $V_{CCO}^{(6)(7)(8)}$ | Output supply voltage relative to GND  |   |                                     | 1.1   | —    | 3.45            | V                |
| $V_{IN}$              | Input voltage relative to GND  | All I/O standards (except PCI)                | Commercial temperature (C)          | -0.5  | —    | 4.0             | V                |
|                       |  |   | Industrial temperature (I)          | -0.5  | —    | 3.95            | V                |
|                       |  |   | Expanded (Q) temperature            | -0.5  | —    | 3.95            | V                |
|                       |  | PCI I/O standard <sup>(9)</sup>               | —                                   | -0.5  | —    | $V_{CCO} + 0.5$ | V                |
| $I_{IN}^{(10)}$       | Maximum current through pin using PCI I/O standard when forward biasing the clamp diode. <sup>(9)</sup>                              | Commercial (C) and Industrial temperature (I) |                                     | —     | —    | 10              | mA               |
|                       |  | Expanded (Q) temperature                      |                                     | —     | —    | 7               | mA               |
| $V_{BATT}^{(11)}$     | Battery voltage relative to GND, $T_j = 0^\circ\text{C}$ to $+85^\circ\text{C}$ (LX75, LX75T, LX100, LX100T, LX150, and LX150T only) |   |                                     | 1.0   | —    | 3.6             | V                |
| $T_j$                 | Junction temperature operating range   | Commercial (C) range                          |                                     | 0     | —    | 85              | $^\circ\text{C}$ |
|                       |  | Industrial temperature (I) range              |                                     | -40   | —    | 100             | $^\circ\text{C}$ |
|                       |  | Expanded (Q) temperature range                |                                     | -40   | —    | 125             | $^\circ\text{C}$ |

**Notes:**

1. All voltages are relative to ground.
2. See *Interface Performances for Memory Interfaces* in Table 25. The extended performance range is specified for designs not using the standard  $V_{CCINT}$  voltage range. The standard  $V_{CCINT}$  voltage range is used for:
  - Designs that do not use an MCB
  - LX4 devices
  - Devices in the TQG144 or CPG196 packages
  - Devices with the -3N speed grade
3. Recommended maximum voltage droop for  $V_{CCAUX}$  is 10 mV/ms.
4. During configuration, if  $V_{CCO\_2}$  is 1.8V, then  $V_{CCAUX}$  must be 2.5V.
5. The -1L devices require  $V_{CCAUX} = 2.5V$  when using the LVDS\_25, LVDS\_33, BLVDS\_25, LVPECL\_25, RSDS\_25, RSDS\_33, PPDS\_25, and PPDS\_33 I/O standards on inputs. LVPECL\_33 is not supported in the -1L devices.
6. Configuration data is retained even if  $V_{CCO}$  drops to 0V.
7. Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
8. For PCI systems, the transmitter and receiver should have common supplies for  $V_{CCO}$ .
9. Devices with a -1L speed grade do not support Xilinx PCI IP.
10. Do not exceed a total of 100 mA per bank.
11.  $V_{BATT}$  is required to maintain the battery backed RAM (BBR) AES key when  $V_{CCAUX}$  is not applied. Once  $V_{CCAUX}$  is applied,  $V_{BATT}$  can be unconnected. When BBR is not used, Xilinx recommends connecting to  $V_{CCAUX}$  or GND. However,  $V_{BATT}$  can be unconnected.

Table 3: eFUSE Programming Conditions<sup>(1)</sup>

| Symbol                    | Description                                  | Min  | Typ  | Max  | Units              |
|---------------------------|--|------|------|------|--------------------|
| $V_{FS}$ <sup>(2)</sup>   | External voltage supply                      | 3.2  | 3.3  | 3.4  | V                  |
| $I_{FS}$                  | $V_{FS}$ supply current                      | –    | –    | 40   | mA                 |
| $V_{CCAUX}$               | Auxiliary supply voltage relative to GND     | 3.2  | 3.3  | 3.45 | V                  |
| $R_{FUSE}$ <sup>(3)</sup> | External resistor from $R_{FUSE}$ pin to GND | 1129 | 1140 | 1151 | $\Omega$           |
| $V_{CCINT}$               | Internal supply voltage relative to GND      | 1.14 | 1.2  | 1.26 | V                  |
| $t_j$                     | Temperature range                            | 15   | –    | 85   | $^{\circ}\text{C}$ |

**Notes:**

1. These specifications apply during programming of the eFUSE AES key. Programming is only supported through JTAG. The AES key is only supported in the following devices: LX75, LX75T, LX100, LX100T, LX150, and LX150T.
2. When programming eFUSE,  $V_{FS}$  must be less than or equal to  $V_{CCAUX}$ . When not programming or when eFUSE is not used, Xilinx recommends connecting  $V_{FS}$  to GND. However,  $V_{FS}$  can be between GND and 3.45 V.
3. An  $R_{FUSE}$  resistor is required when programming the eFUSE AES key. When not programming or when eFUSE is not used, Xilinx recommends connecting the  $R_{FUSE}$  pin to  $V_{CCAUX}$  or GND. However,  $R_{FUSE}$  can be unconnected.

## Quiescent Current

Typical values for quiescent supply current are specified at nominal voltage, 25°C junction temperatures ( $T_j$ ). Quiescent supply current is specified by speed grade for Spartan-6 devices. Xilinx recommends analyzing static power consumption using the XPOWER™ Estimator (XPE) tool (download at <http://www.xilinx.com/power>) for conditions other than those specified in Table 5.

Table 5: Typical Quiescent Supply Current

| Symbol       | Description                          | Device | Speed Grade |      |      |      | Units |
|--------------|--------------------------------------|--------|-------------|------|------|------|-------|
|              |                                      |        | -3          | -3N  | -2   | -1L  |       |
| $I_{CCINTQ}$ | Quiescent $V_{CCINT}$ supply current | LX4    | 4.0         | 4.0  | 4.0  | 2.4  | mA    |
|              |                                      | LX9    | 4.0         | 4.0  | 4.0  | 2.4  | mA    |
|              |                                      | LX16   | 6.0         | 6.0  | 6.0  | 4.0  | mA    |
|              |                                      | LX25   | 11.0        | 11.0 | 11.0 | 6.6  | mA    |
|              |                                      | LX25T  | 11.0        | 11.0 | 11.0 | N/A  | mA    |
|              |                                      | LX45   | 15.0        | 15.0 | 15.0 | 9.0  | mA    |
|              |                                      | LX45T  | 15.0        | 15.0 | 15.0 | N/A  | mA    |
|              |                                      | LX75   | 29.0        | 29.0 | 29.0 | 17.4 | mA    |
|              |                                      | LX75T  | 29.0        | 29.0 | 29.0 | N/A  | mA    |
|              |                                      | LX100  | 36.0        | 36.0 | 36.0 | 21.6 | mA    |
|              |                                      | LX100T | 36.0        | 36.0 | 36.0 | N/A  | mA    |
|              |                                      | LX150  | 51.0        | 51.0 | 51.0 | 31.0 | mA    |
|              |                                      | LX150T | 51.0        | 51.0 | 51.0 | N/A  | mA    |
| $I_{CCOQ}$   | Quiescent $V_{CCO}$ supply current   | LX4    | 1.0         | 1.0  | 1.0  | 1.0  | mA    |
|              |                                      | LX9    | 1.0         | 1.0  | 1.0  | 1.0  | mA    |
|              |                                      | LX16   | 2.0         | 2.0  | 2.0  | 2.0  | mA    |
|              |                                      | LX25   | 2.0         | 2.0  | 2.0  | 2.0  | mA    |
|              |                                      | LX25T  | 2.0         | 2.0  | 2.0  | N/A  | mA    |
|              |                                      | LX45   | 3.0         | 3.0  | 3.0  | 3.0  | mA    |
|              |                                      | LX45T  | 3.0         | 3.0  | 3.0  | N/A  | mA    |
|              |                                      | LX75   | 4.0         | 4.0  | 4.0  | 4.0  | mA    |
|              |                                      | LX75T  | 4.0         | 4.0  | 4.0  | N/A  | mA    |
|              |                                      | LX100  | 5.0         | 5.0  | 5.0  | 5.0  | mA    |
|              |                                      | LX100T | 5.0         | 5.0  | 5.0  | N/A  | mA    |
|              |                                      | LX150  | 7.0         | 7.0  | 7.0  | 7.0  | mA    |
|              |                                      | LX150T | 7.0         | 7.0  | 7.0  | N/A  | mA    |

Table 5: Typical Quiescent Supply Current (Cont'd)

| Symbol      | Description                         | Device | Speed Grade |      |      |      | Units |
|-------------|-------------------------------------|--------|-------------|------|------|------|-------|
|             |                                     |        | -3          | -3N  | -2   | -1L  |       |
| $I_{CCAUQ}$ | Quiescent $V_{CCAU}$ supply current | LX4    | 2.5         | 2.5  | 2.5  | 2.5  | mA    |
|             |                                     | LX9    | 2.5         | 2.5  | 2.5  | 2.5  | mA    |
|             |                                     | LX16   | 3.0         | 3.0  | 3.0  | 3.0  | mA    |
|             |                                     | LX25   | 4.0         | 4.0  | 4.0  | 4.0  | mA    |
|             |                                     | LX25T  | 4.0         | 4.0  | 4.0  | N/A  | mA    |
|             |                                     | LX45   | 5.0         | 5.0  | 5.0  | 5.0  | mA    |
|             |                                     | LX45T  | 5.0         | 5.0  | 5.0  | N/A  | mA    |
|             |                                     | LX75   | 7.0         | 7.0  | 7.0  | 7.0  | mA    |
|             |                                     | LX75T  | 7.0         | 7.0  | 7.0  | N/A  | mA    |
|             |                                     | LX100  | 9.0         | 9.0  | 9.0  | 9.0  | mA    |
|             |                                     | LX100T | 9.0         | 9.0  | 9.0  | N/A  | mA    |
|             |                                     | LX150  | 12.0        | 12.0 | 12.0 | 12.0 | mA    |
|             |                                     | LX150T | 12.0        | 12.0 | 12.0 | N/A  | mA    |

**Notes:**

1. Typical values are specified at nominal voltage, 25°C junction temperatures ( $T_j$ ). Industrial (I) grade devices have the same typical values as commercial (C) grade devices at 25°C, but higher values at 100°C. Use the XPE tool to calculate 100°C values. Nominal  $V_{CCINT}$  is 1.20V; use the XPE tool to calculate 1.23V values for the nominal  $V_{CCINT}$  of the extended performance range.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. If differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

Table 6: Power Supply Ramp Time

| Symbol                    | Description                                    | Speed Grade | Ramp Time    | Units |
|---------------------------|--|-------------|--------------|-------|
| $V_{CCINTR}$              | Internal supply voltage ramp time              | -3, -3N, -2 | 0.20 to 50.0 | ms    |
|                           |  | -1L         | 0.20 to 40.0 | ms    |
| $V_{CCO2}$ <sup>(1)</sup> | Output drivers bank 2 supply voltage ramp time | All         | 0.20 to 50.0 | ms    |
| $V_{CCAU}$                | Auxiliary supply voltage ramp time             | All         | 0.20 to 50.0 | ms    |

**Notes:**

1. The minimum  $V_{CCO2}$  for power-on reset and configuration is 1.65V.
2. Spartan-6 FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on ramp rate of the power supply. Use the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools to estimate current drain on these supplies. Spartan-6 devices do not have a required power-on sequence.

## eFUSE Read Endurance

Table 11 lists the minimum guaranteed number of read cycle operations for Device DNA and for the AES eFUSE key. For more information, see [UG380: Spartan-6 FPGA Configuration User Guide](#).

Table 11: eFUSE Read Endurance

| Symbol     | Description   | Speed Grade |     |            |     | Units (Min) |
|------------|---|-------------|-----|------------|-----|-------------|
|            |   | -3          | -3N | -2         | -1L |             |
| DNA_CYCLES | Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations. |             |     | 30,000,000 |     | Read Cycles |
| AES_CYCLES | Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations.               |             |     | 30,000,000 |     | Read Cycles |

## GTP Transceiver Specifications

GTP transceivers are available in the Spartan-6 LXT devices. See [DS160: Spartan-6 Family Overview](#) for more information.

### GTP Transceiver DC Characteristics

Table 12: Absolute Maximum Ratings for GTP Transceivers<sup>(1)</sup>

| Symbol                 | Description  | Min  | Max  | Units |
|------------------------|--|------|------|-------|
| MGTAVCC                | Analog supply voltage for the GTP transmitter and receiver circuits relative to GND                    | -0.5 | 1.32 | V     |
| MGTAVTTX               | Analog supply voltage for the GTP transmitter termination circuit relative to GND                      | -0.5 | 1.32 | V     |
| MGTAVTTRX              | Analog supply voltage for the GTP receiver termination circuit relative to GND                         | -0.5 | 1.32 | V     |
| MGTAVCCPLL             | Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND                | -0.5 | 1.32 | V     |
| MGTAVTTRCAL            | Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom) | -0.5 | 1.32 | V     |
| V <sub>IN</sub>        | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage                                    | -0.5 | 1.32 | V     |
| V <sub>MGTREFCLK</sub> | Reference clock absolute input voltage   | -0.5 | 1.32 | V     |

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 13: Recommended Operating Conditions for GTP Transceivers<sup>(1)(2)(3)</sup>

| Symbol      | Description  | Min  | Typ  | Max  | Units |
|-------------|--|------|------|------|-------|
| MGTAVCC     | Analog supply voltage for the GTP transmitter and receiver circuits relative to GND                    | 1.14 | 1.20 | 1.26 | V     |
| MGTAVTTX    | Analog supply voltage for the GTP transmitter termination circuit relative to GND                      | 1.14 | 1.20 | 1.26 | V     |
| MGTAVTTRX   | Analog supply voltage for the GTP receiver termination circuit relative to GND                         | 1.14 | 1.20 | 1.26 | V     |
| MGTAVCCPLL  | Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND                | 1.14 | 1.20 | 1.26 | V     |
| MGTAVTTRCAL | Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom) | 1.14 | 1.20 | 1.26 | V     |

**Notes:**

- Each voltage listed requires the filter circuit described in [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#).
- Voltages are specified for the temperature range of  $T_j = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .
- The voltage level of MGTAVCCPLL must not exceed the voltage level of MGTAVCC +10mV. The voltage level of MGTAVCC must not exceed the voltage level of MGTAVCCPLL.

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)

| I/O Standard                   | T <sub>IOPI</sub> |      |      |                    | T <sub>IOOP</sub> |      |      |                    | T <sub>IOTP</sub> |      |      |                    | Units |  |
|--------------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|--|
|                                | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    |       |  |
|                                | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> |       |  |
| LVCMOS18, Slow, 24 mA          | 1.18              | 1.30 | 1.43 | 2.04               | 1.99              | 2.13 | 2.33 | 2.95               | 1.99              | 2.13 | 2.33 | 2.95               | ns    |  |
| LVCMOS18, Fast, 2 mA           | 1.18              | 1.30 | 1.43 | 2.04               | 3.59              | 3.73 | 3.93 | 4.53               | 3.59              | 3.73 | 3.93 | 4.53               | ns    |  |
| LVCMOS18, Fast, 4 mA           | 1.18              | 1.30 | 1.43 | 2.04               | 2.39              | 2.53 | 2.73 | 3.35               | 2.39              | 2.53 | 2.73 | 3.35               | ns    |  |
| LVCMOS18, Fast, 6 mA           | 1.18              | 1.30 | 1.43 | 2.04               | 1.88              | 2.02 | 2.22 | 2.84               | 1.88              | 2.02 | 2.22 | 2.84               | ns    |  |
| LVCMOS18, Fast, 8 mA           | 1.18              | 1.30 | 1.43 | 2.04               | 1.81              | 1.95 | 2.15 | 2.77               | 1.81              | 1.95 | 2.15 | 2.77               | ns    |  |
| LVCMOS18, Fast, 12 mA          | 1.18              | 1.30 | 1.43 | 2.04               | 1.71              | 1.85 | 2.05 | 2.67               | 1.71              | 1.85 | 2.05 | 2.67               | ns    |  |
| LVCMOS18, Fast, 16 mA          | 1.18              | 1.30 | 1.43 | 2.04               | 1.71              | 1.85 | 2.05 | 2.67               | 1.71              | 1.85 | 2.05 | 2.67               | ns    |  |
| LVCMOS18, Fast, 24 mA          | 1.18              | 1.30 | 1.43 | 2.04               | 1.71              | 1.85 | 2.05 | 2.67               | 1.71              | 1.85 | 2.05 | 2.67               | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 2 mA  | 0.94              | 1.06 | 1.19 | 1.41               | 5.91              | 6.05 | 6.25 | 6.79               | 5.91              | 6.05 | 6.25 | 6.79               | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 4 mA  | 0.94              | 1.06 | 1.19 | 1.41               | 4.75              | 4.89 | 5.09 | 5.64               | 4.75              | 4.89 | 5.09 | 5.64               | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 6 mA  | 0.94              | 1.06 | 1.19 | 1.41               | 4.04              | 4.18 | 4.38 | 4.96               | 4.04              | 4.18 | 4.38 | 4.96               | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 8 mA  | 0.94              | 1.06 | 1.19 | 1.41               | 3.71              | 3.85 | 4.05 | 4.62               | 3.71              | 3.85 | 4.05 | 4.62               | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 12 mA | 0.94              | 1.06 | 1.19 | 1.41               | 3.35              | 3.49 | 3.69 | 4.28               | 3.35              | 3.49 | 3.69 | 4.28               | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 16 mA | 0.94              | 1.06 | 1.19 | 1.41               | 3.20              | 3.34 | 3.54 | 4.13               | 3.20              | 3.34 | 3.54 | 4.13               | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 24 mA | 0.94              | 1.06 | 1.19 | 1.41               | 2.96              | 3.10 | 3.30 | 3.98               | 2.96              | 3.10 | 3.30 | 3.98               | ns    |  |
| LVCMOS18_JEDEC, Slow, 2 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 4.59              | 4.73 | 4.93 | 5.54               | 4.59              | 4.73 | 4.93 | 5.54               | ns    |  |
| LVCMOS18_JEDEC, Slow, 4 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 3.69              | 3.83 | 4.03 | 4.60               | 3.69              | 3.83 | 4.03 | 4.60               | ns    |  |
| LVCMOS18_JEDEC, Slow, 6 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 3.00              | 3.14 | 3.34 | 3.94               | 3.00              | 3.14 | 3.34 | 3.94               | ns    |  |
| LVCMOS18_JEDEC, Slow, 8 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 2.19              | 2.33 | 2.53 | 3.18               | 2.19              | 2.33 | 2.53 | 3.18               | ns    |  |
| LVCMOS18_JEDEC, Slow, 12 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.99              | 2.13 | 2.33 | 2.95               | 1.99              | 2.13 | 2.33 | 2.95               | ns    |  |
| LVCMOS18_JEDEC, Slow, 16 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.99              | 2.13 | 2.33 | 2.95               | 1.99              | 2.13 | 2.33 | 2.95               | ns    |  |
| LVCMOS18_JEDEC, Slow, 24 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.99              | 2.13 | 2.33 | 2.95               | 1.99              | 2.13 | 2.33 | 2.95               | ns    |  |
| LVCMOS18_JEDEC, Fast, 2 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 3.57              | 3.71 | 3.91 | 4.52               | 3.57              | 3.71 | 3.91 | 4.52               | ns    |  |
| LVCMOS18_JEDEC, Fast, 4 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 2.39              | 2.53 | 2.73 | 3.35               | 2.39              | 2.53 | 2.73 | 3.35               | ns    |  |
| LVCMOS18_JEDEC, Fast, 6 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 1.88              | 2.02 | 2.22 | 2.84               | 1.88              | 2.02 | 2.22 | 2.84               | ns    |  |
| LVCMOS18_JEDEC, Fast, 8 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 1.80              | 1.94 | 2.14 | 2.76               | 1.80              | 1.94 | 2.14 | 2.76               | ns    |  |
| LVCMOS18_JEDEC, Fast, 12 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.72              | 1.86 | 2.06 | 2.68               | 1.72              | 1.86 | 2.06 | 2.68               | ns    |  |
| LVCMOS18_JEDEC, Fast, 16 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.72              | 1.86 | 2.06 | 2.68               | 1.72              | 1.86 | 2.06 | 2.68               | ns    |  |
| LVCMOS18_JEDEC, Fast, 24 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.72              | 1.86 | 2.06 | 2.68               | 1.72              | 1.86 | 2.06 | 2.68               | ns    |  |
| LVCMOS15, QUIETIO, 2 mA        | 0.98              | 1.10 | 1.23 | 1.79               | 5.47              | 5.61 | 5.81 | 6.38               | 5.47              | 5.61 | 5.81 | 6.38               | ns    |  |
| LVCMOS15, QUIETIO, 4 mA        | 0.98              | 1.10 | 1.23 | 1.79               | 4.61              | 4.75 | 4.95 | 5.51               | 4.61              | 4.75 | 4.95 | 5.51               | ns    |  |
| LVCMOS15, QUIETIO, 6 mA        | 0.98              | 1.10 | 1.23 | 1.79               | 4.07              | 4.21 | 4.41 | 4.97               | 4.07              | 4.21 | 4.41 | 4.97               | ns    |  |
| LVCMOS15, QUIETIO, 8 mA        | 0.98              | 1.10 | 1.23 | 1.79               | 3.91              | 4.05 | 4.25 | 4.81               | 3.91              | 4.05 | 4.25 | 4.81               | ns    |  |
| LVCMOS15, QUIETIO, 12 mA       | 0.98              | 1.10 | 1.23 | 1.79               | 3.53              | 3.67 | 3.87 | 4.51               | 3.53              | 3.67 | 3.87 | 4.51               | ns    |  |
| LVCMOS15, QUIETIO, 16 mA       | 0.98              | 1.10 | 1.23 | 1.79               | 3.32              | 3.46 | 3.66 | 4.31               | 3.32              | 3.46 | 3.66 | 4.31               | ns    |  |
| LVCMOS15, Slow, 2 mA           | 0.98              | 1.10 | 1.23 | 1.79               | 4.18              | 4.32 | 4.52 | 5.11               | 4.18              | 4.32 | 4.52 | 5.11               | ns    |  |
| LVCMOS15, Slow, 4 mA           | 0.98              | 1.10 | 1.23 | 1.79               | 3.42              | 3.56 | 3.76 | 4.34               | 3.42              | 3.56 | 3.76 | 4.34               | ns    |  |
| LVCMOS15, Slow, 6 mA           | 0.98              | 1.10 | 1.23 | 1.79               | 2.29              | 2.43 | 2.63 | 3.24               | 2.29              | 2.43 | 2.63 | 3.24               | ns    |  |

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)

| I/O Standard                   | T <sub>IOP1</sub> |      |      |                    | T <sub>IOP0</sub> |      |      |                    | T <sub>IOTP</sub> |      |      |                    | Units |  |
|--------------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|--|
|                                | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    |       |  |
|                                | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> |       |  |
| LVCMOS12, Fast, 2 mA           | 0.91              | 1.03 | 1.16 | 1.51               | 3.46              | 3.60 | 3.80 | 4.44               | 3.46              | 3.60 | 3.80 | 4.44               | ns    |  |
| LVCMOS12, Fast, 4 mA           | 0.91              | 1.03 | 1.16 | 1.51               | 2.35              | 2.49 | 2.69 | 3.30               | 2.35              | 2.49 | 2.69 | 3.30               | ns    |  |
| LVCMOS12, Fast, 6 mA           | 0.91              | 1.03 | 1.16 | 1.51               | 1.79              | 1.93 | 2.13 | 2.75               | 1.79              | 1.93 | 2.13 | 2.75               | ns    |  |
| LVCMOS12, Fast, 8 mA           | 0.91              | 1.03 | 1.16 | 1.51               | 1.68              | 1.82 | 2.02 | 2.64               | 1.68              | 1.82 | 2.02 | 2.64               | ns    |  |
| LVCMOS12, Fast, 12 mA          | 0.91              | 1.03 | 1.16 | 1.51               | 1.66              | 1.80 | 2.00 | 2.62               | 1.66              | 1.80 | 2.00 | 2.62               | ns    |  |
| LVCMOS12_JEDEC, QUIETIO, 2 mA  | 1.50              | 1.62 | 1.75 | 1.88               | 6.39              | 6.53 | 6.73 | 7.31               | 6.39              | 6.53 | 6.73 | 7.31               | ns    |  |
| LVCMOS12_JEDEC, QUIETIO, 4 mA  | 1.50              | 1.62 | 1.75 | 1.88               | 4.98              | 5.12 | 5.32 | 5.88               | 4.98              | 5.12 | 5.32 | 5.88               | ns    |  |
| LVCMOS12_JEDEC, QUIETIO, 6 mA  | 1.50              | 1.62 | 1.75 | 1.88               | 4.67              | 4.81 | 5.01 | 5.54               | 4.67              | 4.81 | 5.01 | 5.54               | ns    |  |
| LVCMOS12_JEDEC, QUIETIO, 8 mA  | 1.50              | 1.62 | 1.75 | 1.88               | 4.23              | 4.37 | 4.57 | 5.22               | 4.23              | 4.37 | 4.57 | 5.22               | ns    |  |
| LVCMOS12_JEDEC, QUIETIO, 12 mA | 1.50              | 1.62 | 1.75 | 1.88               | 3.99              | 4.13 | 4.33 | 4.94               | 3.99              | 4.13 | 4.33 | 4.94               | ns    |  |
| LVCMOS12_JEDEC, Slow, 2 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 5.00              | 5.14 | 5.34 | 5.90               | 5.00              | 5.14 | 5.34 | 5.90               | ns    |  |
| LVCMOS12_JEDEC, Slow, 4 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 2.85              | 2.99 | 3.19 | 3.80               | 2.85              | 2.99 | 3.19 | 3.80               | ns    |  |
| LVCMOS12_JEDEC, Slow, 6 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 2.76              | 2.90 | 3.10 | 3.72               | 2.76              | 2.90 | 3.10 | 3.72               | ns    |  |
| LVCMOS12_JEDEC, Slow, 8 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 2.35              | 2.49 | 2.69 | 3.30               | 2.35              | 2.49 | 2.69 | 3.30               | ns    |  |
| LVCMOS12_JEDEC, Slow, 12 mA    | 1.50              | 1.62 | 1.75 | 1.88               | 2.09              | 2.23 | 2.43 | 3.05               | 2.09              | 2.23 | 2.43 | 3.05               | ns    |  |
| LVCMOS12_JEDEC, Fast, 2 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 3.46              | 3.60 | 3.80 | 4.42               | 3.46              | 3.60 | 3.80 | 4.42               | ns    |  |
| LVCMOS12_JEDEC, Fast, 4 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 2.35              | 2.49 | 2.69 | 3.31               | 2.35              | 2.49 | 2.69 | 3.31               | ns    |  |
| LVCMOS12_JEDEC, Fast, 6 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 1.79              | 1.93 | 2.13 | 2.76               | 1.79              | 1.93 | 2.13 | 2.76               | ns    |  |
| LVCMOS12_JEDEC, Fast, 8 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 1.69              | 1.83 | 2.03 | 2.65               | 1.69              | 1.83 | 2.03 | 2.65               | ns    |  |
| LVCMOS12_JEDEC, Fast, 12 mA    | 1.50              | 1.62 | 1.75 | 1.88               | 1.66              | 1.80 | 2.00 | 2.62               | 1.66              | 1.80 | 2.00 | 2.62               | ns    |  |

**Notes:**

1. The -1L values listed in this table are also applicable to the Spartan-6Q devices.
2. Devices with a -1L speed grade do not support Xilinx PCI IP.

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices<sup>(1)</sup> (Cont'd)

| I/O Standard                   | T <sub>IOP1</sub> |      | T <sub>IOOP</sub> |      | T <sub>IOTP</sub> |      | Units |  |
|--------------------------------|-------------------|------|-------------------|------|-------------------|------|-------|--|
|                                | Speed Grade       |      | Speed Grade       |      | Speed Grade       |      |       |  |
|                                | -3                | -2   | -3                | -2   | -3                | -2   |       |  |
| LVCMOS18, QUIETIO, 16 mA       | 1.25              | 1.43 | 3.34              | 3.54 | 3.34              | 3.54 | ns    |  |
| LVCMOS18, QUIETIO, 24 mA       | 1.25              | 1.43 | 3.18              | 3.38 | 3.18              | 3.38 | ns    |  |
| LVCMOS18, Slow, 2 mA           | 1.25              | 1.43 | 4.79              | 4.99 | 4.79              | 4.99 | ns    |  |
| LVCMOS18, Slow, 4 mA           | 1.25              | 1.43 | 3.84              | 4.04 | 3.84              | 4.04 | ns    |  |
| LVCMOS18, Slow, 6 mA           | 1.25              | 1.43 | 3.17              | 3.37 | 3.17              | 3.37 | ns    |  |
| LVCMOS18, Slow, 8 mA           | 1.25              | 1.43 | 2.37              | 2.57 | 2.37              | 2.57 | ns    |  |
| LVCMOS18, Slow, 12 mA          | 1.25              | 1.43 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |  |
| LVCMOS18, Slow, 16 mA          | 1.25              | 1.43 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |  |
| LVCMOS18, Slow, 24 mA          | 1.25              | 1.43 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |  |
| LVCMOS18, Fast, 2 mA           | 1.25              | 1.43 | 3.78              | 3.98 | 3.78              | 3.98 | ns    |  |
| LVCMOS18, Fast, 4 mA           | 1.25              | 1.43 | 2.54              | 2.74 | 2.54              | 2.74 | ns    |  |
| LVCMOS18, Fast, 6 mA           | 1.25              | 1.43 | 2.02              | 2.22 | 2.02              | 2.22 | ns    |  |
| LVCMOS18, Fast, 8 mA           | 1.25              | 1.43 | 1.95              | 2.15 | 1.95              | 2.15 | ns    |  |
| LVCMOS18, Fast, 12 mA          | 1.25              | 1.43 | 1.85              | 2.05 | 1.85              | 2.05 | ns    |  |
| LVCMOS18, Fast, 16 mA          | 1.25              | 1.43 | 1.85              | 2.05 | 1.85              | 2.05 | ns    |  |
| LVCMOS18, Fast, 24 mA          | 1.25              | 1.43 | 1.85              | 2.05 | 1.85              | 2.05 | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 2 mA  | 1.01              | 1.19 | 6.09              | 6.29 | 6.09              | 6.29 | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 4 mA  | 1.01              | 1.19 | 4.89              | 5.09 | 4.89              | 5.09 | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 6 mA  | 1.01              | 1.19 | 4.20              | 4.40 | 4.20              | 4.40 | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 8 mA  | 1.01              | 1.19 | 3.87              | 4.07 | 3.87              | 4.07 | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 12 mA | 1.01              | 1.19 | 3.49              | 3.69 | 3.49              | 3.69 | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 16 mA | 1.01              | 1.19 | 3.34              | 3.54 | 3.34              | 3.54 | ns    |  |
| LVCMOS18_JEDEC, QUIETIO, 24 mA | 1.01              | 1.19 | 3.17              | 3.37 | 3.17              | 3.37 | ns    |  |
| LVCMOS18_JEDEC, Slow, 2 mA     | 1.01              | 1.19 | 4.79              | 4.99 | 4.79              | 4.99 | ns    |  |
| LVCMOS18_JEDEC, Slow, 4 mA     | 1.01              | 1.19 | 3.84              | 4.04 | 3.84              | 4.04 | ns    |  |
| LVCMOS18_JEDEC, Slow, 6 mA     | 1.01              | 1.19 | 3.18              | 3.38 | 3.18              | 3.38 | ns    |  |
| LVCMOS18_JEDEC, Slow, 8 mA     | 1.01              | 1.19 | 2.37              | 2.57 | 2.37              | 2.57 | ns    |  |
| LVCMOS18_JEDEC, Slow, 12 mA    | 1.01              | 1.19 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |  |
| LVCMOS18_JEDEC, Slow, 16 mA    | 1.01              | 1.19 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |  |
| LVCMOS18_JEDEC, Slow, 24 mA    | 1.01              | 1.19 | 2.13              | 2.33 | 2.13              | 2.33 | ns    |  |
| LVCMOS18_JEDEC, Fast, 2 mA     | 1.01              | 1.19 | 3.75              | 3.95 | 3.75              | 3.95 | ns    |  |
| LVCMOS18_JEDEC, Fast, 4 mA     | 1.01              | 1.19 | 2.54              | 2.74 | 2.54              | 2.74 | ns    |  |
| LVCMOS18_JEDEC, Fast, 6 mA     | 1.01              | 1.19 | 2.02              | 2.22 | 2.02              | 2.22 | ns    |  |
| LVCMOS18_JEDEC, Fast, 8 mA     | 1.01              | 1.19 | 1.94              | 2.14 | 1.94              | 2.14 | ns    |  |
| LVCMOS18_JEDEC, Fast, 12 mA    | 1.01              | 1.19 | 1.86              | 2.06 | 1.86              | 2.06 | ns    |  |
| LVCMOS18_JEDEC, Fast, 16 mA    | 1.01              | 1.19 | 1.86              | 2.06 | 1.86              | 2.06 | ns    |  |
| LVCMOS18_JEDEC, Fast, 24 mA    | 1.01              | 1.19 | 1.86              | 2.06 | 1.86              | 2.06 | ns    |  |

Table 34: SSO Limit per V<sub>CCO</sub>/GND Pair

| V <sub>CCO</sub> | I/O Standard             | Drive | Slew    | SSO Limit per V <sub>CCO</sub> /GND Pair                       |          |   |              |
|------------------|--------------------------|-------|---------|--|----------|---|--------------|
|                  |                          |       |         | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 |          | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 |              |
|                  |                          |       |         | Bank 0/2   | Bank 1/3 | Bank 0/2  | Bank 1/3/4/5 |
| 1.2V             | LVCMOS12, LVCMOS12_JEDEC | 2     | Fast    | 30 <sup>(1)</sup>  | 35       | 30  | 35           |
|                  |                          |       | Slow    | 51   | 55       | 51  | 52           |
|                  |                          |       | QuietIO | 71   | 58       | 71  | 70           |
|                  |                          | 4     | Fast    | 17   | 17       | 17  | 19           |
|                  |                          |       | Slow    | 23   | 25       | 23  | 22           |
|                  |                          |       | QuietIO | 35   | 32       | 35  | 32           |
|                  |                          | 6     | Fast    | 13   | 15       | 13  | 14           |
|                  |                          |       | Slow    | 19   | 20       | 19  | 17           |
|                  |                          |       | QuietIO | 26   | 24       | 26  | 24           |
|                  |                          | 8     | Fast    | N/A  | 12       | N/A   | 12           |
|                  |                          |       | Slow    | N/A  | 15       | N/A   | 13           |
|                  |                          |       | QuietIO | N/A  | 20       | N/A   | 19           |
|                  |                          | 12    | Fast    | N/A  | 5        | N/A   | 4            |
|                  |                          |       | Slow    | N/A  | 8        | N/A   | 5            |
|                  |                          |       | QuietIO | N/A  | 11       | N/A   | 10           |

Table 34: SSO Limit per V<sub>CCO</sub>/GND Pair (Cont'd)

| V <sub>CCO</sub> | I/O Standard | Drive | Slew    | SSO Limit per V <sub>CCO</sub> /GND Pair                       |          |   |              |  |  |
|------------------|--------------|-------|---------|--|----------|---|--------------|--|--|
|                  |              |       |         | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 |          | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 |              |  |  |
|                  |              |       |         | Bank 0/2   | Bank 1/3 | Bank 0/2  | Bank 1/3/4/5 |  |  |
| 3.3V             | LVTTL        | 2     | Fast    | 53   | 65       | 53  | 62           |  |  |
|                  |              |       | Slow    | 70   | 80       | 70  | 73           |  |  |
|                  |              |       | QuietIO | 79   | 89       | 79  | 91           |  |  |
|                  |              | 4     | Fast    | 23   | 30       | 23  | 27           |  |  |
|                  |              |       | Slow    | 34   | 41       | 34  | 37           |  |  |
|                  |              |       | QuietIO | 44   | 49       | 44  | 46           |  |  |
|                  |              | 6     | Fast    | 16   | 21       | 16  | 20           |  |  |
|                  |              |       | Slow    | 21   | 28       | 21  | 25           |  |  |
|                  |              |       | QuietIO | 34   | 39       | 34  | 34           |  |  |
|                  |              | 8     | Fast    | 12   | 16       | 12  | 15           |  |  |
|                  |              |       | Slow    | 16   | 22       | 16  | 19           |  |  |
|                  |              |       | QuietIO | 27   | 28       | 27  | 24           |  |  |
|                  |              | 12    | Fast    | 1  | 3        | 1   | 1            |  |  |
|                  |              |       | Slow    | 2  | 5        | 2   | 4            |  |  |
|                  |              |       | QuietIO | 2  | 10       | 2   | 8            |  |  |
|                  |              | 16    | Fast    | 1  | 3        | 1   | 1            |  |  |
|                  |              |       | Slow    | 1  | 7        | 1   | 2            |  |  |
|                  |              |       | QuietIO | 3  | 11       | 3   | 8            |  |  |
|                  |              | 24    | Fast    | 1  | 2        | 1   | 1            |  |  |
|                  |              |       | Slow    | 2  | 5        | 2   | 2            |  |  |
|                  |              |       | QuietIO | 8  | 9        | 8   | 8            |  |  |
| PCI33_3          |              |       |         | 18   | 19       | 18  | 19           |  |  |
| PCI66_3          |              |       |         | 18   | 19       | 18  | 19           |  |  |
| SSTL_3_I         |              |       |         | 5  | 8        | 5   | 8            |  |  |
| SSTL_3_II        |              |       |         | 3  | 5        | 3   | 3            |  |  |
| DIFF_SSTL_3_I    |              |       |         | 15   | 24       | 15  | 24           |  |  |
| DIFF_SSTL_3_II   |              |       |         | 9  | 15       | 9   | 9            |  |  |
| SDIO             |              |       |         | 17   | 18       | 17  | 15           |  |  |

## Input/Output Logic Switching Characteristics

Table 35: ILOGIC2 Switching Characteristics

| Symbol                                   | Description  | Speed Grade    |                |                |                | Units |
|--|--|----------------|----------------|----------------|----------------|-------|
|  |  | -3             | -3N            | -2             | -1L            |       |
| <b>Setup/Hold</b>                        |  |                |                |                |                |       |
| T <sub>ICE0CK</sub> /T <sub>ICKCE0</sub> | CE0 pin Setup/Hold with respect to CLK                         | 0.56/<br>-0.30 | 0.56/<br>-0.25 | 0.79/<br>-0.22 | 1.21/<br>-0.52 | ns    |
| T <sub>ISRCK</sub> /T <sub>ICKSR</sub>   | SR pin Setup/Hold with respect to CLK                          | 0.74/<br>-0.23 | 0.74/<br>-0.22 | 0.98/<br>-0.20 | 1.31/<br>-0.45 | ns    |
| T <sub>IDOCK</sub> /T <sub>IOCKD</sub>   | D pin Setup/Hold with respect to CLK without Delay             | 1.19/<br>-0.83 | 1.36/<br>-0.83 | 1.73/<br>-0.83 | 2.18/<br>-1.77 | ns    |
| T <sub>IDOCKD</sub> /T <sub>IOCKDD</sub> | DDLY pin Setup/Hold with respect to CLK (using IODELAY2)       | 0.31/<br>0.00  | 0.47/<br>0.00  | 0.54/<br>0.00  | 0.63/<br>-0.39 | ns    |
| <b>Combinatorial</b>                     |  |                |                |                |                |       |
| T <sub>IDI</sub>                         | D pin to O pin propagation delay, no Delay                     | 0.95           | 1.28           | 1.53           | 2.25           | ns    |
| T <sub>IDID</sub>                        | DDLY pin to O pin propagation delay (using IODELAY2)           | 0.23           | 0.39           | 0.44           | 0.74           | ns    |
| <b>Sequential Delays</b>                 |  |                |                |                |                |       |
| T <sub>IDLO</sub>                        | D pin to Q pin using flip-flop as a latch without Delay        | 1.56           | 1.86           | 2.39           | 3.49           | ns    |
| T <sub>IDLOD</sub>                       | DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY2) | 0.68           | 0.97           | 1.20           | 1.94           | ns    |
| T <sub>ICKQ</sub>                        | CLK to Q outputs for XC devices                                | 1.03           | 1.24           | 1.43           | 2.11           | ns    |
|  | CLK to Q outputs for XA and XQ devices                         | 1.38           | N/A            | 1.78           | 2.11           | ns    |
| T <sub>RQ_ILOGIC2</sub>                  | SR pin to Q outputs  | 1.81           | 1.81           | 2.50           | 3.05           | ns    |

Table 36: OLOGIC2 Switching Characteristics

| Symbol                                    | Description                               | Speed Grade    |                |                |                | Units |
|---|---|----------------|----------------|----------------|----------------|-------|
|   |   | -3             | -3N            | -2             | -1L            |       |
| <b>Setup/Hold</b>                         |   |                |                |                |                |       |
| T <sub>ODCK</sub> /T <sub>OCKD</sub>      | D1/D2 pins Setup/Hold with respect to CLK | 0.81/<br>-0.05 | 0.86/<br>-0.05 | 1.18/<br>0.00  | 1.73/<br>-0.27 | ns    |
| T <sub>OOC ECK</sub> /T <sub>OCKOCE</sub> | OCE pin Setup/Hold with respect to CLK    | 0.75/<br>-0.10 | 0.75/<br>-0.10 | 1.01/<br>-0.05 | 1.66/<br>-0.23 | ns    |
| T <sub>OSRCK</sub> /T <sub>OCKSR</sub>    | SR pin Setup/Hold with respect to CLK     | 0.70/<br>-0.28 | 0.79/<br>-0.28 | 1.03/<br>-0.23 | 1.39/<br>-0.47 | ns    |
| T <sub>OTCK</sub> /T <sub>OCKT</sub>      | T1/T2 pins Setup/Hold with respect to CLK | 0.24/<br>-0.08 | 0.56/<br>-0.06 | 0.83/<br>-0.01 | 0.99/<br>-0.19 | ns    |
| T <sub>OTCECK</sub> /T <sub>OCKTCE</sub>  | TCE pin Setup/Hold with respect to CLK    | 0.58/<br>-0.06 | 0.72/<br>-0.06 | 1.18/<br>-0.01 | 1.51/<br>-0.13 | ns    |
| <b>Sequential Delays</b>                  |   |                |                |                |                |       |
| T <sub>OCKQ</sub>                         | CLK to OQ/TQ out for XC devices           | 0.48           | 0.51           | 0.74           | 0.74           | ns    |
|   | CLK to OQ/TQ out for XA and XQ devices    | 0.85           | N/A            | 1.16           | 0.74           | ns    |
| T <sub>RQ_OLOGIC2</sub>                   | SR pin to OQ/TQ out                       | 1.81           | 1.81           | 2.50           | 3.05           | ns    |

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 41: CLB Distributed RAM Switching Characteristics (SLICEM Only)

| Symbol   | Description                                      | Speed Grade    |                |                |                | Units   |
|--|--|----------------|----------------|----------------|----------------|---------|
|  |  | -3             | -3N            | -2             | -1L            |         |
| <b>Sequential Delays</b>                           |  |                |                |                |                |         |
| T <sub>SHCKO</sub>                                 | Clock to A – D outputs                           | 1.26           | 1.55           | 1.55           | 2.35           | ns, Max |
|  | Clock to A – D outputs (direct output path)      | 0.96           | 1.20           | 1.20           | 1.87           | ns, Max |
| <b>Setup and Hold Times Before/After Clock CLK</b> |  |                |                |                |                |         |
| T <sub>DS</sub> /T <sub>DH</sub>                   | AX – DX or AI – DI inputs to CLK                 | 0.59/<br>0.17  | 0.73/<br>0.22  | 0.73/<br>0.22  | 1.17/<br>0.33  | ns, Min |
| T <sub>AS</sub> /T <sub>AH</sub>                   | Address An inputs to clock for XC devices        | 0.28/<br>0.35  | 0.32/<br>0.42  | 0.32/<br>0.42  | 0.26/<br>0.71  | ns, Min |
|  | Address An inputs to clock for XA and XQ devices | 0.28/<br>0.51  | N/A            | 0.32/<br>0.51  | 0.26/<br>0.71  | ns, Min |
| T <sub>WS</sub> /T <sub>WH</sub>                   | WE input to clock                                | 0.31/<br>–0.08 | 0.37/<br>–0.08 | 0.37/<br>–0.08 | 0.59/<br>–0.27 | ns, Min |
| T <sub>CECK</sub> /T <sub>CKCE</sub>               | CE input to CLK                                  | 0.31/<br>–0.08 | 0.37/<br>–0.08 | 0.37/<br>–0.08 | 0.59/<br>–0.27 | ns, Min |

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 42: CLB Shift Register Switching Characteristics

| Symbol   | Description                                 | Speed Grade    |                |                |                | Units   |
|--|---|----------------|----------------|----------------|----------------|---------|
|  |   | -3             | -3N            | -2             | -1L            |         |
| <b>Sequential Delays</b>                           |   |                |                |                |                |         |
| T <sub>REG</sub>                                   | Clock to A – D outputs                      | 1.35           | 1.78           | 1.78           | 2.74           | ns, Max |
|  | Clock to A – D outputs (direct output path) | 1.24           | 1.65           | 1.65           | 2.48           | ns, Max |
| <b>Setup and Hold Times Before/After Clock CLK</b> |   |                |                |                |                |         |
| T <sub>WS</sub> /T <sub>WH</sub>                   | WE input to CLK                             | 0.20/<br>–0.07 | 0.24/<br>–0.07 | 0.24/<br>–0.07 | 0.29/<br>–0.27 | ns, Min |
| T <sub>CECK</sub> /T <sub>CKCE</sub>               | CE input to CLK for XC devices              | 0.30/<br>0.30  | 0.30/<br>0.38  | 0.30/<br>0.38  | 0.82/<br>–0.41 | ns, Min |
|  | CE input to CLK for XA and XQ devices       | 0.32/<br>0.30  | N/A            | 0.40/<br>0.38  | 0.82/<br>–0.41 | ns, Min |
| T <sub>DS</sub> /T <sub>DH</sub>                   | AX – DX or AI – DI inputs to CLK            | 0.07/<br>0.11  | 0.09/<br>0.14  | 0.09/<br>0.14  | 0.11/<br>0.23  | ns, Min |

Table 47: Configuration Switching Characteristics<sup>(1)</sup> (Cont'd)

| Symbol   | Description   | Speed Grade |         |         |          | Units       |
|--|---|-------------|---------|---------|----------|-------------|
|  |   | -3          | -3N     | -2      | -1L      |             |
| <b>BPI Master Flash Mode Programming Switching<sup>(4)</sup></b> |   |             |         |         |          |             |
| T <sub>BPICCO</sub> <sup>(5)</sup>                               | A[25:0], FCS_B, FOE_B, FWE_B, LDC outputs valid after CCLK falling edge   | 15          | 15      | 15      | 20       | ns, Max     |
| T <sub>BPIICCK</sub>   | Master BPI CCLK (output) delay  | 10/100      | 10/100  | 10/100  | 10/130   | μs, Min/Max |
| T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>                         | Setup/Hold on D[15:0] data input pins   | 5.0/1.0     | 5.0/1.0 | 5.0/1.0 | 6.0/2.0  | ns, Min     |
| <b>SPI Master Flash Mode Programming Switching<sup>(6)</sup></b> |   |             |         |         |          |             |
| T <sub>SPIDCC</sub> /T <sub>SPIDCCD</sub>                        | DIN, MISO0, MISO1, MISO2, MISO3, Setup/Hold before/after the rising CCLK edge                                   | 5.0/1.0     | 5.0/1.0 | 5.0/1.0 | 7.0/1.0  | ns, Min     |
| T <sub>SPIIICCK</sub>  | Master SPI CCLK (output) delay  | 0.4/7.0     | 0.4/7.0 | 0.4/7.0 | 0.4/10.0 | μs, Min/Max |
| T <sub>SPICCM</sub>  | MOSI clock to out   | 13          | 13      | 13      | 19       | ns, Max     |
| T <sub>SPICCF</sub>  | CSO_B clock to out  | 16          | 16      | 16      | 26       | ns, Max     |
| <b>CCLK Output (Master Modes)</b>                                |   |             |         |         |          |             |
| T <sub>MCCKL</sub>   | Master CCLK clock duty cycle Low  | 40/60       |         |         |          | %, Min/Max  |
| T <sub>MCCKH</sub>   | Master CCLK clock duty cycle High   | 40/60       |         |         |          | %, Min/Max  |
| F <sub>MCC</sub>   | Maximum frequency, serial mode (Master Serial/SPI)<br>All devices   | 40          | 40      | 40      | 30       | MHz, Max    |
|  | Maximum frequency, parallel mode (Master SelectMAP/BPI)<br>LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T | 40          | 40      | 40      | 25       | MHz, Max    |
|  | Maximum frequency, parallel mode (Master SelectMAP/BPI)<br>LX100 and LX100T in x8 mode, LX150, and LX150T       | 40          | 40      | 40      | 20       | MHz, Max    |
|  | Maximum frequency, parallel mode (Master SelectMAP/BPI)<br>LX100 and LX100T in x16 mode                         | 35          | 35      | 35      | 20       | MHz, Max    |
| F <sub>MCCKTOL</sub>   | Frequency Tolerance, master mode  | ±50         | ±50     | ±50     | ±50      | %           |
| <b>CCLK Input (Slave Modes)</b>                                  |   |             |         |         |          |             |
| T <sub>SCCKL</sub>   | Slave CCLK clock minimum Low time   | 5           | 5       | 5       | 8        | ns, Min     |
| T <sub>SCCKH</sub>   | Slave CCLK clock minimum High time  | 5           | 5       | 5       | 8        | ns, Min     |
| <b>USERCCLK Input</b>  |   |             |         |         |          |             |
| T <sub>USERCCLKL</sub>   | USERCCLK clock minimum Low time   | 12          | 12      | 12      | 16       | ns, Min     |
| T <sub>USERCCLKH</sub>   | USERCCLK clock minimum High time  | 12          | 12      | 12      | 16       | ns, Min     |
| F <sub>USERCCLK</sub>  | Maximum USERCCLK frequency  | 40          | 40      | 40      | 30       | MHz, Max    |

**Notes:**

1. Maximum frequency and setup/hold timing parameters are for 3.3V and 2.5V configuration voltages.
2. To support longer delays in configuration, use the design solutions described in [UG380: Spartan-6 FPGA Configuration User Guide](#).
3. [Table 6](#) specifies the power supply ramp time.
4. BPI mode is not supported in:
  - LX4, LX25, or LX25T devices
  - LX9 devices in the TQG144 package
  - LX9 or LX16 devices in the CPG196 package.
5. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
6. Defense-grade Spartan-6Q -2Q devices configure in single default SPI Master (x1) mode at  $T_j = -55^{\circ}\text{C}$ . During operation and when using all other configuration functions, the minimum operating temperature is  $-40^{\circ}\text{C}$ .

Table 59: Switching Characteristics for the Phase-Shift Clock in Variable Phase Mode<sup>(1)</sup>

| Symbol                      | Description  | Amount of Phase Shift  | Units |
|-----------------------------|--|--|-------|
| <b>Phase Shifting Range</b> |  |  |       |
| MAX_STEPS <sup>(2)</sup>    | When CLKIN < 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period.      | $\pm(\text{INTEGER}(10 \times (\text{CLKIN} - 3 \text{ ns})))$ | steps |
|                             | When CLKIN $\geq$ 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period. | $\pm(\text{INTEGER}(15 \times (\text{CLKIN} - 3 \text{ ns})))$ | steps |
| FINE_SHIFT_RANGE_MIN        | Minimum guaranteed delay for variable phase shifting.  | $\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MIN})$       | ps    |
| FINE_SHIFT_RANGE_MAX        | Maximum guaranteed delay for variable phase shifting   | $\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MAX})$       | ps    |

**Notes:**

- The values in this table are based on the operating conditions described in Table 53 and Table 58.
- The maximum variable phase shift range, MAX\_STEPS, is only valid when the DCM has no initial fixed-phase shifting, that is, the PHASE\_SHIFT attribute is set to 0.
- The DCM\_DELAY\_STEP values are provided at the end of Table 54.

Table 60: Miscellaneous DCM Timing Parameters<sup>(1)</sup>

| Symbol         | Description                           | Min | Max | Units        |
|----------------|---------------------------------------|-----|-----|--------------|
| DCM_RST_PW_MIN | Minimum duration of a RST pulse width | 3   | –   | CLKIN cycles |

**Notes:**

- This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFXDV, CLKFX180) are unaffected.

Table 61: Frequency Synthesis

| Attribute                   | Min | Max |
|-----------------------------|-----|-----|
| CLKFX_MULTIPLY (DCM_SP)     | 2   | 32  |
| CLKFX_DIVIDE (DCM_SP)       | 1   | 32  |
| CLKDV_DIVIDE (DCM_SP)       | 1.5 | 16  |
| CLKFX_MULTIPLY (DCM_CLKGEN) | 2   | 256 |
| CLKFX_DIVIDE (DCM_CLKGEN)   | 1   | 256 |
| CLKFXDV_DIVIDE (DCM_CLKGEN) | 2   | 32  |

Table 62: DCM Switching Characteristics

| Symbol   | Description            | Speed Grade   |               |               |               | Units |
|--|------------------------|---------------|---------------|---------------|---------------|-------|
|  |                        | -3            | -3N           | -2            | -1L           |       |
| T <sub>DMCCK_PSEN</sub> /T <sub>DMCKC_PSEN</sub>         | PSEN Setup/Hold        | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | ns    |
| T <sub>DMCCK_PSINCDEC</sub> /T <sub>DMCKC_PSINCDEC</sub> | PSINCDEC Setup/Hold    | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | ns    |
| T <sub>DMCKO_PSDONE</sub>                                | Clock to out of PSDONE | 1.50          | 1.50          | 1.50          | 1.50          | ns    |

Table 67: Global Clock Input to Output Delay With PLL in Source-Synchronous Mode

| Symbol  | Description                            | Device     | Speed Grade |      |      |      | Units |
|---|--|------------|-------------|------|------|------|-------|
|   |  |            | -3          | -3N  | -2   | -1L  |       |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> PLL in Source-Synchronous Mode. |  |            |             |      |      |      |       |
| T <sub>CLOCKPLL_0</sub>   | Global Clock and OUTFF <i>with</i> PLL | XC6SLX4    | 5.49        | N/A  | 7.44 | 8.55 | ns    |
|   |  | XC6SLX9    | 5.49        | 6.29 | 7.44 | 8.55 | ns    |
|   |  | XC6SLX16   | 5.23        | 5.77 | 6.79 | 8.21 | ns    |
|   |  | XC6SLX25   | 5.00        | 5.35 | 6.10 | 8.54 | ns    |
|   |  | XC6SLX25T  | 5.00        | 5.35 | 6.10 | N/A  | ns    |
|   |  | XC6SLX45   | 5.59        | 6.03 | 7.02 | 8.39 | ns    |
|   |  | XC6SLX45T  | 5.59        | 6.03 | 7.02 | N/A  | ns    |
|   |  | XC6SLX75   | 4.96        | 5.41 | 6.22 | 8.32 | ns    |
|   |  | XC6SLX75T  | 4.96        | 5.41 | 6.22 | N/A  | ns    |
|   |  | XC6SLX100  | 4.97        | 5.42 | 6.21 | 9.08 | ns    |
|   |  | XC6SLX100T | 5.01        | 5.42 | 6.21 | N/A  | ns    |
|   |  | XC6SLX150  | 4.59        | 5.06 | 5.86 | 8.13 | ns    |
|   |  | XC6SLX150T | 4.59        | 5.06 | 5.86 | N/A  | ns    |
|   |  | XA6SLX4    | 5.79        | N/A  | 7.32 | N/A  | ns    |
|   |  | XA6SLX9    | 5.79        | N/A  | 7.32 | N/A  | ns    |
|   |  | XA6SLX16   | 5.56        | N/A  | 6.66 | N/A  | ns    |
|   |  | XA6SLX25   | 5.40        | N/A  | 5.97 | N/A  | ns    |
|   |  | XA6SLX25T  | 5.40        | N/A  | 6.07 | N/A  | ns    |
|   |  | XA6SLX45   | 5.89        | N/A  | 6.90 | N/A  | ns    |
|   |  | XA6SLX45T  | 5.89        | N/A  | 6.90 | N/A  | ns    |
|   |  | XA6SLX75   | 5.27        | N/A  | 6.12 | N/A  | ns    |
|   |  | XA6SLX75T  | 5.27        | N/A  | 6.12 | N/A  | ns    |
|   |  | XA6SLX100  | N/A         | N/A  | 6.80 | N/A  | ns    |
|   |  | XQ6SLX75   | N/A         | N/A  | 6.12 | 8.32 | ns    |
|   |  | XQ6SLX75T  | 5.27        | N/A  | 6.12 | N/A  | ns    |
|   |  | XQ6SLX150  | N/A         | N/A  | 5.88 | 8.13 | ns    |
|   |  | XQ6SLX150T | 5.21        | N/A  | 5.88 | N/A  | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is included in the timing calculation.

Table 71: Global Clock Setup and Hold Without DCM or PLL (Default Delay)

| Symbol  | Description   | Device     | Speed Grade |           |           |           | Units |
|---|---|------------|-------------|-----------|-----------|-----------|-------|
|   |   |            | -3          | -3N       | -2        | -1L       |       |
| <b>Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.<sup>(1)</sup></b> |   |            |             |           |           |           |       |
| T <sub>PSFD</sub> / T <sub>PHFD</sub>   | Default Delay <sup>(2)</sup> Global Clock and IFF <sup>(3)</sup> without DCM or PLL | XC6SLX4    | 0.66/1.17   | N/A       | 1.05/0.79 | 2.09/1.05 | ns    |
|   |   | XC6SLX9    | 0.66/1.17   | 0.75/1.17 | 1.05/1.17 | 2.09/1.05 | ns    |
|   |   | XC6SLX16   | 0.87/1.16   | 0.93/1.16 | 0.96/1.16 | 1.86/1.06 | ns    |
|   |   | XC6SLX25   | 0.68/0.77   | 0.81/0.81 | 0.87/0.82 | 2.21/1.33 | ns    |
|   |   | XC6SLX25T  | 0.68/0.77   | 0.81/0.81 | 0.87/0.82 | N/A       | ns    |
|   |   | XC6SLX45   | 0.40/1.05   | 0.42/1.17 | 0.64/1.20 | 1.61/1.67 | ns    |
|   |   | XC6SLX45T  | 0.40/1.05   | 0.42/1.17 | 0.64/1.20 | N/A       | ns    |
|   |   | XC6SLX75   | 0.41/1.11   | 0.41/1.13 | 0.80/1.14 | 1.23/1.82 | ns    |
|   |   | XC6SLX75T  | 0.41/1.11   | 0.41/1.13 | 0.80/1.14 | N/A       | ns    |
|   |   | XC6SLX100  | 0.39/1.12   | 0.39/1.23 | 0.39/1.28 | 1.13/1.94 | ns    |
|   |   | XC6SLX100T | 0.39/1.12   | 0.39/1.23 | 0.39/1.28 | N/A       | ns    |
|   |   | XC6SLX150  | 0.23/1.54   | 0.23/1.62 | 0.23/1.62 | 1.14/2.05 | ns    |
|   |   | XC6SLX150T | 0.23/1.54   | 0.23/1.62 | 0.23/1.62 | N/A       | ns    |
|   |   | XA6SLX4    | 0.73/1.18   | N/A       | 1.05/0.80 | N/A       | ns    |
|   |   | XA6SLX9    | 0.73/1.18   | N/A       | 1.05/0.80 | N/A       | ns    |
|   |   | XA6SLX16   | 0.90/1.20   | N/A       | 0.96/0.75 | N/A       | ns    |
|   |   | XA6SLX25   | 0.70/0.81   | N/A       | 0.87/0.91 | N/A       | ns    |
|   |   | XA6SLX25T  | 0.76/0.81   | N/A       | 1.03/0.91 | N/A       | ns    |
|   |   | XA6SLX45   | 0.40/1.06   | N/A       | 0.64/1.20 | N/A       | ns    |
|   |   | XA6SLX45T  | 0.40/1.06   | N/A       | 0.64/1.20 | N/A       | ns    |
|   |   | XA6SLX75   | 0.41/1.24   | N/A       | 0.80/1.18 | N/A       | ns    |
|   |   | XA6SLX75T  | 0.41/1.24   | N/A       | 0.80/1.18 | N/A       | ns    |
|   |   | XA6SLX100  | N/A         | N/A       | 0.86/1.55 | N/A       | ns    |
|   |   | XQ6SLX75   | N/A         | N/A       | 0.80/1.18 | 1.23/1.82 | ns    |
|   |   | XQ6SLX75T  | 0.41/1.24   | N/A       | 0.80/1.18 | N/A       | ns    |
|   |   | XQ6SLX150  | N/A         | N/A       | 0.28/1.57 | 1.14/2.05 | ns    |
|   |   | XQ6SLX150T | 0.28/1.78   | N/A       | 0.28/1.57 | N/A       | ns    |

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. Default delay uses IODELAY2 tap 0.
3. IFF = Input Flip-Flop or Latch.

Table 73: Global Clock Setup and Hold With DCM in Source-Synchronous Mode

| Symbol  | Description  | Device     | Speed Grade |           |           |           | Units |
|---|--|------------|-------------|-----------|-----------|-----------|-------|
|   |  |            | -3          | -3N       | -2        | -1L       |       |
| <b>Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.<sup>(1)</sup></b> |  |            |             |           |           |           |       |
| T <sub>PSDCM0</sub> / T <sub>PHDCM0</sub>   | No Delay Global Clock and IFF <sup>(2)</sup> with DCM in Source-Synchronous Mode | XC6SLX4    | 0.71/0.65   | N/A       | 0.72/1.22 | 1.58/1.18 | ns    |
|   |  | XC6SLX9    | 0.71/0.69   | 0.71/1.19 | 0.72/1.36 | 1.58/1.18 | ns    |
|   |  | XC6SLX16   | 0.86/0.52   | 0.92/0.57 | 1.04/0.60 | 1.02/1.06 | ns    |
|   |  | XC6SLX25   | 0.84/0.58   | 0.90/0.59 | 1.01/0.59 | 1.58/1.07 | ns    |
|   |  | XC6SLX25T  | 0.84/0.58   | 0.90/0.59 | 1.01/0.59 | N/A       | ns    |
|   |  | XC6SLX45   | 0.85/0.70   | 0.90/0.76 | 0.98/0.79 | 1.34/1.34 | ns    |
|   |  | XC6SLX45T  | 0.85/0.70   | 0.90/0.76 | 0.98/0.79 | N/A       | ns    |
|   |  | XC6SLX75   | 1.00/0.62   | 1.06/0.63 | 1.15/0.63 | 1.65/1.46 | ns    |
|   |  | XC6SLX75T  | 1.00/0.71   | 1.06/0.72 | 1.15/0.72 | N/A       | ns    |
|   |  | XC6SLX100  | 0.81/0.68   | 0.81/0.69 | 0.94/0.69 | 1.42/2.07 | ns    |
|   |  | XC6SLX100T | 0.81/0.68   | 0.81/0.69 | 0.94/0.69 | N/A       | ns    |
|   |  | XC6SLX150  | 0.68/0.98   | 0.69/0.99 | 0.79/0.99 | 1.45/1.60 | ns    |
|   |  | XC6SLX150T | 0.68/0.98   | 0.69/0.99 | 0.79/0.99 | N/A       | ns    |
|   |  | XA6SLX4    | 0.81/0.74   | N/A       | 0.72/1.36 | N/A       | ns    |
|   |  | XA6SLX9    | 0.81/0.74   | N/A       | 0.72/1.36 | N/A       | ns    |
|   |  | XA6SLX16   | 1.01/0.56   | N/A       | 1.04/0.60 | N/A       | ns    |
|   |  | XA6SLX25   | 0.94/0.76   | N/A       | 1.06/0.77 | N/A       | ns    |
|   |  | XA6SLX25T  | 0.94/0.76   | N/A       | 1.14/0.77 | N/A       | ns    |
|   |  | XA6SLX45   | 0.86/0.74   | N/A       | 0.98/0.78 | N/A       | ns    |
|   |  | XA6SLX45T  | 0.86/0.74   | N/A       | 0.98/0.78 | N/A       | ns    |
|   |  | XA6SLX75   | 1.02/0.71   | N/A       | 1.15/0.72 | N/A       | ns    |
|   |  | XA6SLX75T  | 1.02/0.71   | N/A       | 1.15/0.72 | N/A       | ns    |
|   |  | XA6SLX100  | N/A         | N/A       | 1.37/0.75 | N/A       | ns    |
|   |  | XQ6SLX75   | N/A         | N/A       | 1.15/0.72 | 1.65/1.46 | ns    |
|   |  | XQ6SLX75T  | 1.02/0.71   | N/A       | 1.15/0.72 | N/A       | ns    |
|   |  | XQ6SLX150  | N/A         | N/A       | 0.79/1.15 | 1.45/1.60 | ns    |
|   |  | XQ6SLX150T | 0.73/1.15   | N/A       | 0.79/1.15 | N/A       | ns    |

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include DCM CLK0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

## Source-Synchronous Switching Characteristics

The parameters in this section provide the necessary values for calculating timing budgets for Spartan-6 FPGA source-synchronous transmitter and receiver data-valid windows.

**Table 78: Duty Cycle Distortion and Clock-Tree Skew**

| Symbol            | Description  | Device <sup>(1)</sup>    | Speed Grade |      |      |      | Units |
|-------------------|--|--------------------------|-------------|------|------|------|-------|
|                   |  |                          | -3          | -3N  | -2   | -1L  |       |
| $T_{DCD\_CLK}$    | Global Clock Tree Duty Cycle Distortion <sup>(2)</sup> | LX4                      | 0.20        | N/A  | 0.20 | 0.35 | ns    |
|                   |  | LX9                      | 0.20        | 0.20 | 0.20 | 0.35 | ns    |
|                   |  | LX16                     | 0.20        | 0.20 | 0.20 | 0.35 | ns    |
|                   |  | LX25                     | 0.20        | 0.20 | 0.20 | 0.35 | ns    |
|                   |  | LX25T                    | 0.20        | 0.20 | 0.20 | N/A  | ns    |
|                   |  | LX45                     | 0.20        | 0.20 | 0.20 | 0.35 | ns    |
|                   |  | LX45T                    | 0.20        | 0.20 | 0.20 | N/A  | ns    |
|                   |  | LX75                     | 0.20        | 0.20 | 0.20 | 0.35 | ns    |
|                   |  | LX75T                    | 0.20        | 0.20 | 0.20 | N/A  | ns    |
|                   |  | LX100                    | 0.20        | 0.20 | 0.20 | 0.35 | ns    |
|                   |  | LX100T                   | 0.20        | 0.20 | 0.20 | N/A  | ns    |
|                   |  | LX150                    | 0.35        | 0.35 | 0.35 | 0.35 | ns    |
|                   |  | LX150T                   | 0.35        | 0.35 | 0.35 | N/A  | ns    |
| $T_{CKSKEW}$      | Global Clock Tree Skew <sup>(3)</sup>                  | LX4                      | 0.25        | N/A  | 0.25 | 0.29 | ns    |
|                   |  | LX9                      | 0.25        | 0.25 | 0.25 | 0.29 | ns    |
|                   |  | LX16                     | 0.15        | 0.15 | 0.15 | 0.22 | ns    |
|                   |  | LX25                     | 0.26        | 0.26 | 0.26 | 0.41 | ns    |
|                   |  | LX25T                    | 0.26        | 0.26 | 0.26 | N/A  | ns    |
|                   |  | LX45                     | 0.20        | 0.20 | 0.20 | 0.28 | ns    |
|                   |  | LX45T                    | 0.20        | 0.20 | 0.20 | N/A  | ns    |
|                   |  | LX75                     | 0.56        | 0.56 | 0.56 | 0.50 | ns    |
|                   |  | LX75T                    | 0.56        | 0.56 | 0.56 | N/A  | ns    |
|                   |  | XC6SLX100 <sup>(4)</sup> | 0.22        | 0.22 | 0.22 | 0.21 | ns    |
|                   |  | XA6SLX100 <sup>(4)</sup> | N/A         | N/A  | 0.43 | N/A  | ns    |
|                   |  | LX100T                   | 0.22        | 0.22 | 0.22 | N/A  | ns    |
|                   |  | LX150                    | 0.48        | 0.48 | 0.48 | 0.35 | ns    |
|                   |  | LX150T                   | 0.48        | 0.48 | 0.48 | N/A  | ns    |
| $T_{DCD\_BUFIO2}$ | I/O clock tree duty cycle distortion                   | LX devices               | 0.25        | 0.25 | 0.25 | 0.50 | ns    |
|                   |  | LXT devices              | 0.25        | 0.25 | 0.25 | N/A  | ns    |

| Date     | Version | Description of Revisions   |
|----------|---------|--|
| 06/14/10 | 1.5     | <p>In <a href="#">Table 2</a>, added note 5 and added temperature range to <math>V_{FS}</math> and <math>R_{FUSE}</math>. Removed speed grade delineation, revised <math>I_{RPD}</math> description, and updated note 2 in <a href="#">Table 4</a>. Added note 2 to <a href="#">Table 7</a>. Added DIFF_MOBILE_DDR to <a href="#">Table 8</a> and <a href="#">Table 10</a>. Added note 4 to <a href="#">Table 15</a>. Changed minimum <math>DV_{PPIN}</math> in <a href="#">Table 16</a>. Updated <math>F_{GTPDRPCLK}</math> in <a href="#">Table 19</a>. Increased maximum <math>T_{LLSKEW}</math> in <a href="#">Table 22</a>. Updated descriptions and added data to <a href="#">Table 23</a>. Removed note 1 and added new data to the Networking Applications section in <a href="#">Table 25</a>. Updated <a href="#">Table 26</a> and <a href="#">Table 27</a> to the data in ISE v12.1 software with speed specification v1.08. In <a href="#">Table 28</a>, added DIFF_MOBILE_DDR and updated -4 speed grade data. Updated the maximum I/O pairs per bank in <a href="#">Table 33</a>. Updated note 2 on <a href="#">Table 39</a>. Revised the <math>F_{MAX}</math> in <a href="#">Table 44</a>. In <a href="#">Table 47</a>, updated description for <math>T_{SMCKCSO}</math>, revised values for <math>T_{POR}</math> and added Min value, added <math>T_{BPICCK}</math> and <math>T_{SPIICCK}</math>. Also in <a href="#">Table 47</a>, added device dependencies to <math>F_{SMCCK}</math> and <math>F_{RBCCCK}</math>. Updated and added data to <a href="#">Table 63</a> through <a href="#">Table 78</a>, and <a href="#">Table 81</a>. In <a href="#">Table 79</a>, added data on the XC6SLX45-FG(G)676 and revised the XC6SLX45T and XC6SLX150T values.</p> <p>The following changes to this specification are addressed in the product change notice <a href="#">XCN10024</a>, <i>MCB Performance and JTAG Revision Code for Spartan-6 LX16 and LX45 FPGAs</i>.</p> <p>In <a href="#">Table 2</a>, revised the <math>V_{CCINT}</math> to add the memory controller block extended performance specifications. In <a href="#">Table 25</a>, changed the standard specifications and added extended performance specifications for the memory controller block and note 2. Added note 4 and updated values in <a href="#">Table 34</a>.</p> |
| 06/24/10 | 1.6     | <p>Production release of XC6SLX45T (-2 and -3 speed grades), XC6SLX16 and XC6SLX45 (-3 speed grade) devices which includes changes to <a href="#">Table 26</a> and <a href="#">Table 27</a> (ISE v12.1 software with speed specification v1.08).</p> <p>Added the -3N speed grade, which designates Spartan-6 devices that do not support MCB functionality. This includes changes to <a href="#">Table 2</a> (note 2), <a href="#">Table 25</a> (note 4), and <a href="#">Switching Characteristics (Table 26)</a>.</p> <p>Updated <a href="#">Simultaneously Switching Outputs</a> discussion. Added -3 speed grade values for <math>T_{TAP}</math> and <math>F_{MINCAL}</math> values in <a href="#">Table 39</a>. In <a href="#">Table 40</a>, updated <math>T_{RPW}</math> (-2 and -3 speed grade) values and <math>F_{TOG}</math> (-3 speed grade) values. In <a href="#">Table 48</a>, updated <math>T_{GIO}</math> (-2 and -3 speed grade) values. Updated -3 values in spread spectrum section of <a href="#">Table 57</a>.</p>   |
| 07/16/10 | 1.7     | <p>Production release of specific devices listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v12.2 software with speed specification v1.11. Added note 4 advising designers of the patch which contains v1.11. Also updated the -1L speed specification to v1.04. Updated numerous -4 and -1L values. Added -4 <math>T_{TAP}</math> values and <math>F_{MINCAL}</math> to <a href="#">Table 39</a>. Revised <math>T_{CINCK}/T_{CKCIN}</math> in <a href="#">Table 40</a>. In <a href="#">Table 41</a>, revised <math>T_{SHCKO}</math>. In <a href="#">Table 42</a>, revised <math>T_{REG}</math>. Added new -1L values to <a href="#">Table 47</a>. Added and updated values in <a href="#">Table 79</a>.</p>   |
| 07/26/10 | 1.8     | <p>Production release of XC6SLX25, XC6SLX25T, XC6SLX100 and XC6SLX100T in the specific speed grades listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v12.2 software with speed specification v1.11. Added note 7 to <a href="#">Table 2</a> and moved <math>V_{FS}</math> and <math>R_{FUSE}</math> to a new <a href="#">Table 3</a>. Added <math>I_{HS}</math> and note 4 to <a href="#">Table 4</a>. Added note 1 to <a href="#">Table 28</a>. Added and updated SSO limits per <math>V_{CCO}/GND</math> pairs in <a href="#">Table 34</a>. Added note 3 to <a href="#">Table 47</a>. In <a href="#">Table 54</a>, removed -1L specifications for CLKOUT_PER_JITT_DV1/2 and revised CLKIN_CLKFB_PHASE and CLKOUT_PHASE_DLL values. Updated note 3 in both <a href="#">Table 56</a> and <a href="#">Table 57</a>.</p>  |
| 08/23/10 | 1.9     | <p>Updated values for <math>F_{GTPRANGE1}</math>, <math>F_{GTPRANGE2}</math>, and <math>F_{GPLLMIN}</math> in <a href="#">Table 18</a>. Revised -3 and -4 values in <a href="#">Table 21</a>. Removed the -1L speed grade readback support restriction and note 3 in <a href="#">Table 47</a>.</p>   |
| 11/05/10 | 1.10    | <p>Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v12.3 software with speed specification v1.12 for the -2 speed grade available in the 12.3 Speed Files Patch. Added note 3 advising designers of the patch which contains v1.12.</p> <p>In <a href="#">Table 2</a>, added note 4. In <a href="#">Table 4</a>, added note 2. In <a href="#">Table 10</a>, added notes 2 and 3. In <a href="#">Table 44</a>, added note 2. In <a href="#">Table 47</a>, updated symbol for <math>T_{SMWCCK}/T_{SMCCCK}</math>, changed -1L values for <math>T_{USERCCLKH}</math> and <math>T_{USERCCLKL}</math>, and added and revised the modes for <math>F_{MCCK}</math> and <math>F_{SMCCK}</math>. In <a href="#">Table 53</a>, redefined and expanded description for CLKIN_FREQ_DLL and rewrote note 3. Updated title of <a href="#">Table 58</a>. Also in <a href="#">Table 78</a>, revised <math>T_{DCD\_CLK}</math> for XC6SLX150 and XC6SLX150T. Changed description of <math>T_{PSFD}/T_{PHFD}</math> in <a href="#">Table 71</a>.</p> <p>For the -1L speed grade, updated data sheet to ISE 12.3 software with speed specification v1.05 which revised the values in the following tables: <a href="#">Table 25</a>, <a href="#">Table 28</a>, <a href="#">Table 35</a>, <a href="#">Table 36</a>, <a href="#">Table 37</a>, <a href="#">Table 40</a> through <a href="#">Table 43</a>, <a href="#">Table 48</a> through <a href="#">Table 56</a>, <a href="#">Table 62</a> through <a href="#">Table 78</a>, <a href="#">Table 80</a>, and <a href="#">Table 81</a>. Updated <a href="#">Notice of Disclaimer</a>.</p>  |