



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 1139  |
| Number of Logic Elements/Cells | 14579   |
| Total RAM Bits                 | 589824  |
| Number of I/O                  | 186   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.14V ~ 1.26V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 256-LBGA  |
| Supplier Device Package        | 256-FTBGA (17x17)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc6slx16-3ft256i">https://www.e-xfl.com/product-detail/xilinx/xc6slx16-3ft256i</a> |

Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)

| Symbol                      | Description   |              |                                       | Units         |    |
|-----------------------------|---|--------------|---------------------------------------|---------------|----|
| $V_{IN}$ and $V_{TS}^{(3)}$ | I/O input voltage or voltage applied to 3-state output, relative to GND <sup>(4)</sup><br><br>All user and dedicated I/Os | Commercial   | DC                                    | -0.60 to 4.10 | V  |
|                             |   |              | 20% overshoot duration                | -0.75 to 4.25 | V  |
|                             |   |              | 8% overshoot duration <sup>(5)</sup>  | -0.75 to 4.40 | V  |
|                             |   | Industrial   | DC                                    | -0.60 to 3.95 | V  |
|                             |   |              | 20% overshoot duration                | -0.75 to 4.15 | V  |
|                             |   |              | 4% overshoot duration <sup>(5)</sup>  | -0.75 to 4.40 | V  |
|                             |   | Expanded (Q) | DC                                    | -0.60 to 3.95 | V  |
|                             |   |              | 20% overshoot duration                | -0.75 to 4.15 | V  |
|                             |   |              | 4% overshoot duration <sup>(5)</sup>  | -0.75 to 4.40 | V  |
|                             | Restricted to maximum of 100 user I/Os  | Commercial   | 20% overshoot duration                | -0.75 to 4.35 | V  |
|                             |   |              | 15% overshoot duration <sup>(5)</sup> | -0.75 to 4.40 | V  |
|                             |   |              | 10% overshoot duration                | -0.75 to 4.45 | V  |
|                             |   | Industrial   | 20% overshoot duration                | -0.75 to 4.25 | V  |
|                             |   |              | 10% overshoot duration                | -0.75 to 4.35 | V  |
|                             |   |              | 8% overshoot duration <sup>(5)</sup>  | -0.75 to 4.40 | V  |
|                             |   | Expanded (Q) | 20% overshoot duration                | -0.75 to 4.25 | V  |
|                             |   |              | 10% overshoot duration                | -0.75 to 4.35 | V  |
|                             |   |              | 8% overshoot duration <sup>(5)</sup>  | -0.75 to 4.40 | V  |
| $T_{STG}$                   | Storage temperature (ambient)   |              |                                       | -65 to 150    | °C |
| $T_{SOL}$                   | Maximum soldering temperature <sup>(6)</sup> (TQG144, CPG196, CSG225, CSG324, CSG484, and FTG256)                         |              |                                       | +260          | °C |
|                             | Maximum soldering temperature <sup>(6)</sup> (Pb-free packages: FGG484, FGG676, and FGG900)                               |              |                                       | +250          | °C |
|                             | Maximum soldering temperature <sup>(6)</sup> (Pb packages: CS484, FT256, FG484, FG676, and FG900)                         |              |                                       | +220          | °C |
| $T_j$                       | Maximum junction temperature <sup>(6)</sup>   |              |                                       | +125          | °C |

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- When programming eFUSE,  $V_{FS} \leq V_{CCAUX}$ . Requires up to 40 mA current. For read mode,  $V_{FS}$  can be between GND and 3.45 V.
- I/O absolute maximum limit applied to DC and AC signals. Overshoot duration is the percentage of a data period that the I/O is stressed beyond 3.45V.
- For I/O operation, refer to [UG381: Spartan-6 FPGA SelectIO Resources User Guide](#).
- Maximum percent overshoot duration to meet 4.40V maximum.
- For soldering guidelines and thermal considerations, see [UG385: Spartan-6 FPGA Packaging and Pinout Specification](#).

In **Table 9** and **Table 10**, values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

**Table 9: Single-Ended I/O Standard DC Input and Output Levels**

| I/O Standard   | $V_{IL}$  |                   | $V_{IH}$          |                 | $V_{OL}$        | $V_{OH}$         | $I_{OL}$               | $I_{OH}$               |
|----------------|-----------|-------------------|-------------------|-----------------|-----------------|------------------|------------------------|------------------------|
|                | $V$ , Min | $V$ , Max         | $V$ , Min         | $V$ , Max       | $V$ , Max       | $V$ , Min        | mA                     | mA                     |
| LVTTL          | -0.5      | 0.8               | 2.0               | 4.1             | 0.4             | 2.4              | <a href="#">Note 2</a> | <a href="#">Note 2</a> |
| LVCMOS33       | -0.5      | 0.8               | 2.0               | 4.1             | 0.4             | $V_{CCO} - 0.4$  | <a href="#">Note 2</a> | <a href="#">Note 2</a> |
| LVCMOS25       | -0.5      | 0.7               | 1.7               | 4.1             | 0.4             | $V_{CCO} - 0.4$  | <a href="#">Note 2</a> | <a href="#">Note 2</a> |
| LVCMOS18       | -0.5      | 0.38              | 0.8               | 4.1             | 0.45            | $V_{CCO} - 0.45$ | <a href="#">Note 2</a> | <a href="#">Note 2</a> |
| LVCMOS18 (-1L) | -0.5      | 0.33              | 0.71              | 4.1             | 0.45            | $V_{CCO} - 0.45$ | <a href="#">Note 2</a> | <a href="#">Note 2</a> |
| LVCMOS18_JEDEC | -0.5      | 35% $V_{CCO}$     | 65% $V_{CCO}$     | 4.1             | 0.45            | $V_{CCO} - 0.45$ | <a href="#">Note 2</a> | <a href="#">Note 2</a> |
| LVCMOS15       | -0.5      | 0.38              | 0.8               | 4.1             | 25% $V_{CCO}$   | 75% $V_{CCO}$    | <a href="#">Note 3</a> | <a href="#">Note 3</a> |
| LVCMOS15 (-1L) | -0.5      | 0.33              | 0.71              | 4.1             | 25% $V_{CCO}$   | 75% $V_{CCO}$    | <a href="#">Note 3</a> | <a href="#">Note 3</a> |
| LVCMOS15_JEDEC | -0.5      | 35% $V_{CCO}$     | 65% $V_{CCO}$     | 4.1             | 25% $V_{CCO}$   | 75% $V_{CCO}$    | <a href="#">Note 3</a> | <a href="#">Note 3</a> |
| LVCMOS12       | -0.5      | 0.38              | 0.8               | 4.1             | 0.4             | $V_{CCO} - 0.4$  | <a href="#">Note 4</a> | <a href="#">Note 4</a> |
| LVCMOS12 (-1L) | -0.5      | 0.33              | 0.71              | 4.1             | 0.4             | $V_{CCO} - 0.4$  | <a href="#">Note 4</a> | <a href="#">Note 4</a> |
| LVCMOS12_JEDEC | -0.5      | 35% $V_{CCO}$     | 65% $V_{CCO}$     | 4.1             | 0.4             | $V_{CCO} - 0.4$  | <a href="#">Note 4</a> | <a href="#">Note 4</a> |
| PCI33_3        | -0.5      | 30% $V_{CCO}$     | 50% $V_{CCO}$     | $V_{CCO} + 0.5$ | 10% $V_{CCO}$   | 90% $V_{CCO}$    | 1.5                    | -0.5                   |
| PCI66_3        | -0.5      | 30% $V_{CCO}$     | 50% $V_{CCO}$     | $V_{CCO} + 0.5$ | 10% $V_{CCO}$   | 90% $V_{CCO}$    | 1.5                    | -0.5                   |
| I2C            | -0.5      | 25% $V_{CCO}$     | 70% $V_{CCO}$     | 4.1             | 20% $V_{CCO}$   | -                | 3                      | -                      |
| SMBUS          | -0.5      | 0.8               | 2.1               | 4.1             | 0.4             | -                | 4                      | -                      |
| SDIO           | -0.5      | 12.5% $V_{CCO}$   | 75% $V_{CCO}$     | 4.1             | 12.5% $V_{CCO}$ | 75% $V_{CCO}$    | 0.1                    | -0.1                   |
| MOBILE_DDR     | -0.5      | 20% $V_{CCO}$     | 80% $V_{CCO}$     | 4.1             | 10% $V_{CCO}$   | 90% $V_{CCO}$    | 0.1                    | -0.1                   |
| HSTL_I         | -0.5      | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | 4.1             | 0.4             | $V_{CCO} - 0.4$  | 8                      | -8                     |
| HSTL_II        | -0.5      | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | 4.1             | 0.4             | $V_{CCO} - 0.4$  | 16                     | -16                    |
| HSTL_III       | -0.5      | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | 4.1             | 0.4             | $V_{CCO} - 0.4$  | 24                     | -8                     |
| HSTL_I_18      | -0.5      | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | 4.1             | 0.4             | $V_{CCO} - 0.4$  | 11                     | -11                    |
| HSTL_II_18     | -0.5      | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | 4.1             | 0.4             | $V_{CCO} - 0.4$  | 22                     | -22                    |
| HSTL_III_18    | -0.5      | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | 4.1             | 0.4             | $V_{CCO} - 0.4$  | 30                     | -11                    |
| SSTL3_I        | -0.5      | $V_{REF} - 0.2$   | $V_{REF} + 0.2$   | 4.1             | $V_{TT} - 0.6$  | $V_{TT} + 0.6$   | 8                      | -8                     |
| SSTL3_II       | -0.5      | $V_{REF} - 0.2$   | $V_{REF} + 0.2$   | 4.1             | $V_{TT} - 0.8$  | $V_{TT} + 0.8$   | 16                     | -16                    |
| SSTL2_I        | -0.5      | $V_{REF} - 0.15$  | $V_{REF} + 0.15$  | 4.1             | $V_{TT} - 0.61$ | $V_{TT} + 0.61$  | 8.1                    | -8.1                   |
| SSTL2_II       | -0.5      | $V_{REF} - 0.15$  | $V_{REF} + 0.15$  | 4.1             | $V_{TT} - 0.81$ | $V_{TT} + 0.81$  | 16.2                   | -16.2                  |
| SSTL18_I       | -0.5      | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | 4.1             | $V_{TT} - 0.47$ | $V_{TT} + 0.47$  | 6.7                    | -6.7                   |
| SSTL18_II      | -0.5      | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | 4.1             | $V_{TT} - 0.60$ | $V_{TT} + 0.60$  | 13.4                   | -13.4                  |
| SSTL15_II      | -0.5      | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | 4.1             | $V_{TT} - 0.4$  | $V_{TT} + 0.4$   | 13.4                   | -13.4                  |

#### Notes:

- Tested according to relevant specifications.
- Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.
- Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.
- Using drive strengths of 2, 4, 6, 8, or 12 mA.
- For more information, refer to [UG381: Spartan-6 FPGA SelectIO Resources User Guide](#).

## GTP Transceiver DC Input and Output Levels

Table 16 summarizes the DC output specifications of the GTP transceivers in Spartan-6 FPGAs. Figure 1 shows the single-ended output voltage swing. Figure 2 shows the peak-to-peak differential output voltage.

Consult [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) for further details.

Table 16: GTP Transceiver DC Specifications

| Symbol               | DC Parameter  | Conditions   | Min                              | Typ              | Max       | Units |
|----------------------|---|--|----------------------------------|------------------|-----------|-------|
| DV <sub>PPIN</sub>   | Differential peak-to-peak input voltage                   | External AC coupled                                | 140                              | —                | 2000      | mV    |
| V <sub>IN</sub>      | Absolute input voltage                                    | DC coupled<br>MGTAVTTRX = 1.2V                     | -400                             | —                | MGTAVTTRX | mV    |
| V <sub>CMIN</sub>    | Common mode input voltage                                 | DC coupled<br>MGTAVTTRX = 1.2V                     | —                                | 3/4<br>MGTAVTTRX | —         | mV    |
| DV <sub>PPOUT</sub>  | Differential peak-to-peak output voltage <sup>(1)</sup>   | Transmitter output swing is set to maximum setting | —                                | —                | 1000      | mV    |
| V <sub>SEOUT</sub>   | Single-ended output voltage <sup>(1)</sup>                | —  | —                                | —                | 500       | mV    |
| V <sub>CMOUTDC</sub> | Common mode output voltage                                | Equation based                                     | MGTAVTTX - V <sub>SEOUT</sub> /2 |                  |           | mV    |
| R <sub>IN</sub>      | Differential input resistance                             | —  | 80                               | 100              | 130       | Ω     |
| R <sub>OUT</sub>     | Differential output resistance                            | —  | 80                               | 100              | 130       | Ω     |
| T <sub>OSKEW</sub>   | Transmitter output skew                                   | —  | —                                | —                | 15        | ps    |
| C <sub>EXT</sub>     | Recommended external AC coupling capacitor <sup>(2)</sup> | —  | 75                               | 100              | 200       | nF    |

**Notes:**

- The output swing and preemphasis levels are programmable using the attributes discussed in [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) and can result in values lower than reported in this table.
- Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

Table 17 summarizes the DC specifications of the clock input of the GTP transceiver. Consult [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) for further details.

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)

| I/O Standard             | T <sub>IOPI</sub> |      |      |                    | T <sub>IOOP</sub> |      |      |                    | T <sub>IOTP</sub> |      |      |                    | Units |  |
|--------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|--|
|                          | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    |       |  |
|                          | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> |       |  |
| LVTTL, QUIETIO, 2 mA     | 1.35              | 1.47 | 1.60 | 1.82               | 5.39              | 5.53 | 5.73 | 6.37               | 5.39              | 5.53 | 5.73 | 6.37               | ns    |  |
| LVTTL, QUIETIO, 4 mA     | 1.35              | 1.47 | 1.60 | 1.82               | 4.29              | 4.43 | 4.63 | 5.22               | 4.29              | 4.43 | 4.63 | 5.22               | ns    |  |
| LVTTL, QUIETIO, 6 mA     | 1.35              | 1.47 | 1.60 | 1.82               | 3.75              | 3.89 | 4.09 | 4.69               | 3.75              | 3.89 | 4.09 | 4.69               | ns    |  |
| LVTTL, QUIETIO, 8 mA     | 1.35              | 1.47 | 1.60 | 1.82               | 3.23              | 3.37 | 3.57 | 4.20               | 3.23              | 3.37 | 3.57 | 4.20               | ns    |  |
| LVTTL, QUIETIO, 12 mA    | 1.35              | 1.47 | 1.60 | 1.82               | 3.28              | 3.42 | 3.62 | 4.22               | 3.28              | 3.42 | 3.62 | 4.22               | ns    |  |
| LVTTL, QUIETIO, 16 mA    | 1.35              | 1.47 | 1.60 | 1.82               | 2.94              | 3.08 | 3.28 | 3.92               | 2.94              | 3.08 | 3.28 | 3.92               | ns    |  |
| LVTTL, QUIETIO, 24 mA    | 1.35              | 1.47 | 1.60 | 1.82               | 2.69              | 2.83 | 3.03 | 3.67               | 2.69              | 2.83 | 3.03 | 3.67               | ns    |  |
| LVTTL, Slow, 2 mA        | 1.35              | 1.47 | 1.60 | 1.82               | 4.36              | 4.50 | 4.70 | 5.30               | 4.36              | 4.50 | 4.70 | 5.30               | ns    |  |
| LVTTL, Slow, 4 mA        | 1.35              | 1.47 | 1.60 | 1.82               | 3.17              | 3.31 | 3.51 | 4.16               | 3.17              | 3.31 | 3.51 | 4.16               | ns    |  |
| LVTTL, Slow, 6 mA        | 1.35              | 1.47 | 1.60 | 1.82               | 2.76              | 2.90 | 3.10 | 3.75               | 2.76              | 2.90 | 3.10 | 3.75               | ns    |  |
| LVTTL, Slow, 8 mA        | 1.35              | 1.47 | 1.60 | 1.82               | 2.59              | 2.73 | 2.93 | 3.55               | 2.59              | 2.73 | 2.93 | 3.55               | ns    |  |
| LVTTL, Slow, 12 mA       | 1.35              | 1.47 | 1.60 | 1.82               | 2.58              | 2.72 | 2.92 | 3.54               | 2.58              | 2.72 | 2.92 | 3.54               | ns    |  |
| LVTTL, Slow, 16 mA       | 1.35              | 1.47 | 1.60 | 1.82               | 2.39              | 2.53 | 2.73 | 3.40               | 2.39              | 2.53 | 2.73 | 3.40               | ns    |  |
| LVTTL, Slow, 24 mA       | 1.35              | 1.47 | 1.60 | 1.82               | 2.28              | 2.42 | 2.62 | 3.24               | 2.28              | 2.42 | 2.62 | 3.24               | ns    |  |
| LVTTL, Fast, 2 mA        | 1.35              | 1.47 | 1.60 | 1.82               | 3.78              | 3.92 | 4.12 | 4.74               | 3.78              | 3.92 | 4.12 | 4.74               | ns    |  |
| LVTTL, Fast, 4 mA        | 1.35              | 1.47 | 1.60 | 1.82               | 2.49              | 2.63 | 2.83 | 3.45               | 2.49              | 2.63 | 2.83 | 3.45               | ns    |  |
| LVTTL, Fast, 6 mA        | 1.35              | 1.47 | 1.60 | 1.82               | 2.44              | 2.58 | 2.78 | 3.40               | 2.44              | 2.58 | 2.78 | 3.40               | ns    |  |
| LVTTL, Fast, 8 mA        | 1.35              | 1.47 | 1.60 | 1.82               | 2.32              | 2.46 | 2.66 | 3.28               | 2.32              | 2.46 | 2.66 | 3.28               | ns    |  |
| LVTTL, Fast, 12 mA       | 1.35              | 1.47 | 1.60 | 1.82               | 1.83              | 1.97 | 2.17 | 2.79               | 1.83              | 1.97 | 2.17 | 2.79               | ns    |  |
| LVTTL, Fast, 16 mA       | 1.35              | 1.47 | 1.60 | 1.82               | 1.83              | 1.97 | 2.17 | 2.79               | 1.83              | 1.97 | 2.17 | 2.79               | ns    |  |
| LVTTL, Fast, 24 mA       | 1.35              | 1.47 | 1.60 | 1.82               | 1.83              | 1.97 | 2.17 | 2.79               | 1.83              | 1.97 | 2.17 | 2.79               | ns    |  |
| LVCMOS33, QUIETIO, 2 mA  | 1.34              | 1.46 | 1.59 | 1.82               | 5.40              | 5.54 | 5.74 | 6.37               | 5.40              | 5.54 | 5.74 | 6.37               | ns    |  |
| LVCMOS33, QUIETIO, 4 mA  | 1.34              | 1.46 | 1.59 | 1.82               | 4.03              | 4.17 | 4.37 | 5.01               | 4.03              | 4.17 | 4.37 | 5.01               | ns    |  |
| LVCMOS33, QUIETIO, 6 mA  | 1.34              | 1.46 | 1.59 | 1.82               | 3.51              | 3.65 | 3.85 | 4.47               | 3.51              | 3.65 | 3.85 | 4.47               | ns    |  |
| LVCMOS33, QUIETIO, 8 mA  | 1.34              | 1.46 | 1.59 | 1.82               | 3.37              | 3.51 | 3.71 | 4.33               | 3.37              | 3.51 | 3.71 | 4.33               | ns    |  |
| LVCMOS33, QUIETIO, 12 mA | 1.34              | 1.46 | 1.59 | 1.82               | 2.94              | 3.08 | 3.28 | 3.93               | 2.94              | 3.08 | 3.28 | 3.93               | ns    |  |
| LVCMOS33, QUIETIO, 16 mA | 1.34              | 1.46 | 1.59 | 1.82               | 2.77              | 2.91 | 3.11 | 3.78               | 2.77              | 2.91 | 3.11 | 3.78               | ns    |  |
| LVCMOS33, QUIETIO, 24 mA | 1.34              | 1.46 | 1.59 | 1.82               | 2.59              | 2.73 | 2.93 | 3.58               | 2.59              | 2.73 | 2.93 | 3.58               | ns    |  |
| LVCMOS33, Slow, 2 mA     | 1.34              | 1.46 | 1.59 | 1.82               | 4.37              | 4.51 | 4.71 | 5.28               | 4.37              | 4.51 | 4.71 | 5.28               | ns    |  |
| LVCMOS33, Slow, 4 mA     | 1.34              | 1.46 | 1.59 | 1.82               | 2.98              | 3.12 | 3.32 | 3.94               | 2.98              | 3.12 | 3.32 | 3.94               | ns    |  |
| LVCMOS33, Slow, 6 mA     | 1.34              | 1.46 | 1.59 | 1.82               | 2.58              | 2.72 | 2.92 | 3.61               | 2.58              | 2.72 | 2.92 | 3.61               | ns    |  |
| LVCMOS33, Slow, 8 mA     | 1.34              | 1.46 | 1.59 | 1.82               | 2.65              | 2.79 | 2.99 | 3.61               | 2.65              | 2.79 | 2.99 | 3.61               | ns    |  |
| LVCMOS33, Slow, 12 mA    | 1.34              | 1.46 | 1.59 | 1.82               | 2.39              | 2.53 | 2.73 | 3.31               | 2.39              | 2.53 | 2.73 | 3.31               | ns    |  |
| LVCMOS33, Slow, 16 mA    | 1.34              | 1.46 | 1.59 | 1.82               | 2.31              | 2.45 | 2.65 | 3.27               | 2.31              | 2.45 | 2.65 | 3.27               | ns    |  |
| LVCMOS33, Slow, 24 mA    | 1.34              | 1.46 | 1.59 | 1.82               | 2.28              | 2.42 | 2.62 | 3.24               | 2.28              | 2.42 | 2.62 | 3.24               | ns    |  |
| LVCMOS33, Fast, 2 mA     | 1.34              | 1.46 | 1.59 | 1.82               | 3.76              | 3.90 | 4.10 | 4.70               | 3.76              | 3.90 | 4.10 | 4.70               | ns    |  |
| LVCMOS33, Fast, 4 mA     | 1.34              | 1.46 | 1.59 | 1.82               | 2.48              | 2.62 | 2.82 | 3.44               | 2.48              | 2.62 | 2.82 | 3.44               | ns    |  |
| LVCMOS33, Fast, 6 mA     | 1.34              | 1.46 | 1.59 | 1.82               | 2.32              | 2.46 | 2.66 | 3.28               | 2.32              | 2.46 | 2.66 | 3.28               | ns    |  |

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices<sup>(1)</sup> (Cont'd)

| I/O Standard                   | $T_{IOPI}$  |      | $T_{IOOP}$  |      | $T_{IOTP}$  |      | Units |  |
|--------------------------------|-------------|------|-------------|------|-------------|------|-------|--|
|                                | Speed Grade |      | Speed Grade |      | Speed Grade |      |       |  |
|                                | -3          | -2   | -3          | -2   | -3          | -2   |       |  |
| LVCMOS12, QUIETIO, 6 mA        | 0.98        | 1.16 | 4.79        | 4.99 | 4.79        | 4.99 | ns    |  |
| LVCMOS12, QUIETIO, 8 mA        | 0.98        | 1.16 | 4.43        | 4.63 | 4.43        | 4.63 | ns    |  |
| LVCMOS12, QUIETIO, 12 mA       | 0.98        | 1.16 | 4.18        | 4.38 | 4.18        | 4.38 | ns    |  |
| LVCMOS12, Slow, 2 mA           | 0.98        | 1.16 | 5.12        | 5.32 | 5.12        | 5.32 | ns    |  |
| LVCMOS12, Slow, 4 mA           | 0.98        | 1.16 | 3.00        | 3.20 | 3.00        | 3.20 | ns    |  |
| LVCMOS12, Slow, 6 mA           | 0.98        | 1.16 | 2.91        | 3.11 | 2.91        | 3.11 | ns    |  |
| LVCMOS12, Slow, 8 mA           | 0.98        | 1.16 | 2.51        | 2.71 | 2.51        | 2.71 | ns    |  |
| LVCMOS12, Slow, 12 mA          | 0.98        | 1.16 | 2.25        | 2.45 | 2.25        | 2.45 | ns    |  |
| LVCMOS12, Fast, 2 mA           | 0.98        | 1.16 | 3.60        | 3.80 | 3.60        | 3.80 | ns    |  |
| LVCMOS12, Fast, 4 mA           | 0.98        | 1.16 | 2.49        | 2.69 | 2.49        | 2.69 | ns    |  |
| LVCMOS12, Fast, 6 mA           | 0.98        | 1.16 | 1.94        | 2.14 | 1.94        | 2.14 | ns    |  |
| LVCMOS12, Fast, 8 mA           | 0.98        | 1.16 | 1.82        | 2.02 | 1.82        | 2.02 | ns    |  |
| LVCMOS12, Fast, 12 mA          | 0.98        | 1.16 | 1.80        | 2.00 | 1.80        | 2.00 | ns    |  |
| LVCMOS12_JEDEC, QUIETIO, 2 mA  | 1.57        | 1.75 | 6.53        | 6.73 | 6.53        | 6.73 | ns    |  |
| LVCMOS12_JEDEC, QUIETIO, 4 mA  | 1.57        | 1.75 | 5.12        | 5.32 | 5.12        | 5.32 | ns    |  |
| LVCMOS12_JEDEC, QUIETIO, 6 mA  | 1.57        | 1.75 | 4.81        | 5.01 | 4.81        | 5.01 | ns    |  |
| LVCMOS12_JEDEC, QUIETIO, 8 mA  | 1.57        | 1.75 | 4.44        | 4.64 | 4.44        | 4.64 | ns    |  |
| LVCMOS12_JEDEC, QUIETIO, 12 mA | 1.57        | 1.75 | 4.20        | 4.40 | 4.20        | 4.40 | ns    |  |
| LVCMOS12_JEDEC, Slow, 2 mA     | 1.57        | 1.75 | 5.14        | 5.34 | 5.14        | 5.34 | ns    |  |
| LVCMOS12_JEDEC, Slow, 4 mA     | 1.57        | 1.75 | 2.99        | 3.19 | 2.99        | 3.19 | ns    |  |
| LVCMOS12_JEDEC, Slow, 6 mA     | 1.57        | 1.75 | 2.90        | 3.10 | 2.90        | 3.10 | ns    |  |
| LVCMOS12_JEDEC, Slow, 8 mA     | 1.57        | 1.75 | 2.50        | 2.70 | 2.50        | 2.70 | ns    |  |
| LVCMOS12_JEDEC, Slow, 12 mA    | 1.57        | 1.75 | 2.26        | 2.46 | 2.26        | 2.46 | ns    |  |
| LVCMOS12_JEDEC, Fast, 2 mA     | 1.57        | 1.75 | 3.60        | 3.80 | 3.60        | 3.80 | ns    |  |
| LVCMOS12_JEDEC, Fast, 4 mA     | 1.57        | 1.75 | 2.49        | 2.69 | 2.49        | 2.69 | ns    |  |
| LVCMOS12_JEDEC, Fast, 6 mA     | 1.57        | 1.75 | 1.94        | 2.14 | 1.94        | 2.14 | ns    |  |
| LVCMOS12_JEDEC, Fast, 8 mA     | 1.57        | 1.75 | 1.83        | 2.03 | 1.83        | 2.03 | ns    |  |
| LVCMOS12_JEDEC, Fast, 12 mA    | 1.57        | 1.75 | 1.80        | 2.00 | 1.80        | 2.00 | ns    |  |

**Notes:**

1. The Spartan-6Q FPGA -1L values are listed in Table 28.

Table 30 summarizes the value of  $T_{IOTPHZ}$ .  $T_{IOTPHZ}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). These delays are measured using LVCMOS25, Fast, 12 mA.

Table 30: IOB 3-state ON Output Switching Characteristics ( $T_{IOTPHZ}$ )

| Symbol       | Description                   | Speed Grade |      |      |      | Units |
|--------------|-------------------------------|-------------|------|------|------|-------|
|              |                               | -3          | -3N  | -2   | -1L  |       |
| $T_{IOTPHZ}$ | T input to Pad high-impedance | 1.39        | 1.59 | 1.59 | 1.91 | ns    |

## I/O Standard Measurement Methodology

### Input Delay Measurements

**Table 31** shows the test setup parameters used for measuring input delay.

**Table 31: Input Delay Measurement Methodology**

| Description  | I/O Standard Attribute     | $V_L^{(1)}$           | $V_H^{(1)}$      | $V_{MEAS}^{(3)(4)}$ | $V_{REF}^{(2)(4)}$ |
|--|----------------------------|-----------------------|------------------|---------------------|--------------------|
| LVTTL (Low-Voltage Transistor-Transistor Logic)                  | LVTTL                      | 0                     | 3.0              | 1.4                 | —                  |
| LVCMOS (Low-Voltage CMOS), 3.3V                                  | LVCMOS33                   | 0                     | 3.3              | 1.65                | —                  |
| LVCMOS, 2.5V   | LVCMOS25                   | 0                     | 2.5              | 1.25                | —                  |
| LVCMOS, 1.8V   | LVCMOS18                   | 0                     | 1.8              | 0.9                 | —                  |
| LVCMOS, 1.5V   | LVCMOS15                   | 0                     | 1.5              | 0.75                | —                  |
| LVCMOS, 1.2V   | LVCMOS12                   | 0                     | 1.2              | 0.6                 | —                  |
| PCI (Peripheral Component Interface), 33 MHz and 66 MHz, 3.3V    | PCI33_3, PCI66_3           | Per PCI Specification |                  |                     | —                  |
| HSTL (High-Speed Transceiver Logic), Class I & II                | HSTL_I, HSTL_II            | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 0.75               |
| HSTL, Class III  | HSTL_III                   | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 0.90               |
| HSTL, Class I & II, 1.8V   | HSTL_I_18, HSTL_II_18      | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 0.90               |
| HSTL, Class III 1.8V   | HSTL_III_18                | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 1.1                |
| SSTL (Stub Terminated Transceiver Logic), Class I & II, 3.3V     | SSTL3_I, SSTL3_II          | $V_{REF} - 0.75$      | $V_{REF} + 0.75$ | $V_{REF}$           | 1.5                |
| SSTL, Class I & II, 2.5V   | SSTL2_I, SSTL2_II          | $V_{REF} - 0.75$      | $V_{REF} + 0.75$ | $V_{REF}$           | 1.25               |
| SSTL, Class I & II, 1.8V   | SSTL18_I, SSTL18_II        | $V_{REF} - 0.5$       | $V_{REF} + 0.5$  | $V_{REF}$           | 0.90               |
| SSTL, Class II, 1.5V   | SSTL15_II                  | $V_{REF} - 0.2$       | $V_{REF} + 0.2$  | $V_{REF}$           | 0.75               |
| LVDS (Low-Voltage Differential Signaling), 2.5V & 3.3V           | LVDS_25, LVDS_33           | 1.25 – 0.125          | 1.25 + 0.125     | 0 <sup>(5)</sup>    | —                  |
| LVPECL (Low-Voltage Positive Emitter-Coupled Logic), 2.5V & 3.3V | LVPECL_25, LVPECL_33       | 1.2 – 0.3             | 1.2 + 0.3        | 0 <sup>(5)</sup>    | —                  |
| BLVDS (Bus LVDS), 2.5V   | BLVDS_25                   | 1.3 – 0.125           | 1.3 + 0.125      | 0 <sup>(5)</sup>    | —                  |
| Mini-LVDS, 2.5V & 3.3V   | MINI_LVDS_25, MINI_LVDS_33 | 1.2 – 0.125           | 1.2 + 0.125      | 0 <sup>(5)</sup>    | —                  |
| RSDS (Reduced Swing Differential Signaling), 2.5V & 3.3V         | RSDS_25, RSDS_33           | 1.2 – 0.1             | 1.2 + 0.1        | 0 <sup>(5)</sup>    | —                  |
| TMDS (Transition Minimized Differential Signaling), 3.3V         | TMDS_33                    | 3.0 – 0.1             | 3.0 + 0.1        | 0 <sup>(5)</sup>    | —                  |
| PPDS (Point-to-Point Differential Signaling), 2.5V & 3.3V        | PPDS_25, PPDS_33           | 1.25 – 0.1            | 1.25 + 0.1       | 0 <sup>(5)</sup>    | —                  |

**Notes:**

1. Input waveform switches between  $V_L$  and  $V_H$ .
2. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst case of these measurements.  $V_{REF}$  values listed are typical.
3. Input voltage level from which measurement starts.
4. This is an input voltage reference that bears no relation to the  $V_{REF}$  /  $V_{MEAS}$  parameters found in IBIS models and/or noted in [Figure 4](#).
5. The value given is the differential input voltage.

Table 34: SSO Limit per V<sub>CCO</sub>/GND Pair

| V <sub>CCO</sub> | I/O Standard             | Drive | Slew    | SSO Limit per V <sub>CCO</sub> /GND Pair                       |          |   |              |
|------------------|--------------------------|-------|---------|--|----------|---|--------------|
|                  |                          |       |         | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 |          | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 |              |
|                  |                          |       |         | Bank 0/2   | Bank 1/3 | Bank 0/2  | Bank 1/3/4/5 |
| 1.2V             | LVCMOS12, LVCMOS12_JEDEC | 2     | Fast    | 30 <sup>(1)</sup>  | 35       | 30  | 35           |
|                  |                          |       | Slow    | 51   | 55       | 51  | 52           |
|                  |                          |       | QuietIO | 71   | 58       | 71  | 70           |
|                  |                          | 4     | Fast    | 17   | 17       | 17  | 19           |
|                  |                          |       | Slow    | 23   | 25       | 23  | 22           |
|                  |                          |       | QuietIO | 35   | 32       | 35  | 32           |
|                  |                          | 6     | Fast    | 13   | 15       | 13  | 14           |
|                  |                          |       | Slow    | 19   | 20       | 19  | 17           |
|                  |                          |       | QuietIO | 26   | 24       | 26  | 24           |
|                  |                          | 8     | Fast    | N/A  | 12       | N/A   | 12           |
|                  |                          |       | Slow    | N/A  | 15       | N/A   | 13           |
|                  |                          |       | QuietIO | N/A  | 20       | N/A   | 19           |
|                  |                          | 12    | Fast    | N/A  | 5        | N/A   | 4            |
|                  |                          |       | Slow    | N/A  | 8        | N/A   | 5            |
|                  |                          |       | QuietIO | N/A  | 11       | N/A   | 10           |

Table 34: SSO Limit per V<sub>CCO</sub>/GND Pair (Cont'd)

| V <sub>CCO</sub> | I/O Standard | Drive | Slew    | SSO Limit per V <sub>CCO</sub> /GND Pair                       |          |   |              |  |  |
|------------------|--------------|-------|---------|--|----------|---|--------------|--|--|
|                  |              |       |         | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 |          | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 |              |  |  |
|                  |              |       |         | Bank 0/2   | Bank 1/3 | Bank 0/2  | Bank 1/3/4/5 |  |  |
| 3.3V             | LVTTL        | 2     | Fast    | 53   | 65       | 53  | 62           |  |  |
|                  |              |       | Slow    | 70   | 80       | 70  | 73           |  |  |
|                  |              |       | QuietIO | 79   | 89       | 79  | 91           |  |  |
|                  |              | 4     | Fast    | 23   | 30       | 23  | 27           |  |  |
|                  |              |       | Slow    | 34   | 41       | 34  | 37           |  |  |
|                  |              |       | QuietIO | 44   | 49       | 44  | 46           |  |  |
|                  |              | 6     | Fast    | 16   | 21       | 16  | 20           |  |  |
|                  |              |       | Slow    | 21   | 28       | 21  | 25           |  |  |
|                  |              |       | QuietIO | 34   | 39       | 34  | 34           |  |  |
|                  |              | 8     | Fast    | 12   | 16       | 12  | 15           |  |  |
|                  |              |       | Slow    | 16   | 22       | 16  | 19           |  |  |
|                  |              |       | QuietIO | 27   | 28       | 27  | 24           |  |  |
|                  |              | 12    | Fast    | 1  | 3        | 1   | 1            |  |  |
|                  |              |       | Slow    | 2  | 5        | 2   | 4            |  |  |
|                  |              |       | QuietIO | 2  | 10       | 2   | 8            |  |  |
|                  |              | 16    | Fast    | 1  | 3        | 1   | 1            |  |  |
|                  |              |       | Slow    | 1  | 7        | 1   | 2            |  |  |
|                  |              |       | QuietIO | 3  | 11       | 3   | 8            |  |  |
|                  |              | 24    | Fast    | 1  | 2        | 1   | 1            |  |  |
|                  |              |       | Slow    | 2  | 5        | 2   | 2            |  |  |
|                  |              |       | QuietIO | 8  | 9        | 8   | 8            |  |  |
| PCI33_3          |              |       |         | 18   | 19       | 18  | 19           |  |  |
| PCI66_3          |              |       |         | 18   | 19       | 18  | 19           |  |  |
| SSTL_3_I         |              |       |         | 5  | 8        | 5   | 8            |  |  |
| SSTL_3_II        |              |       |         | 3  | 5        | 3   | 3            |  |  |
| DIFF_SSTL_3_I    |              |       |         | 15   | 24       | 15  | 24           |  |  |
| DIFF_SSTL_3_II   |              |       |         | 9  | 15       | 9   | 9            |  |  |
| SDIO             |              |       |         | 17   | 18       | 17  | 15           |  |  |

## Input/Output Delay Switching Characteristics

Table 39: IODELAY2 Switching Characteristics

| Symbol  | Description   | Speed Grade    |                |                |                    | Units |
|---|---|----------------|----------------|----------------|--------------------|-------|
|   |   | -3             | -3N            | -2             | -1L <sup>(3)</sup> |       |
| T <sub>IODCCK_CAL</sub> / T <sub>IODCKC_CAL</sub> | CAL pin Setup/Hold with respect to CK   | 0.28/<br>-0.13 | 0.33/<br>-0.13 | 0.48/<br>-0.13 | N/A                | ns    |
| T <sub>IODCCK_CE</sub> / T <sub>IODCKC_CE</sub>   | CE pin Setup/Hold with respect to CK  | 0.17/<br>-0.03 | 0.17/<br>-0.03 | 0.25/<br>-0.02 | N/A                | ns    |
| T <sub>IODCCK_INC</sub> / T <sub>IODCKC_INC</sub> | INC pin Setup/Hold with respect to CK   | 0.10/<br>0.02  | 0.12/<br>0.03  | 0.18/<br>0.06  | N/A                | ns    |
| T <sub>IODCCK_RST</sub> / T <sub>IODCKC_RST</sub> | RST pin Setup/Hold with respect to CK   | 0.12/<br>-0.02 | 0.15/<br>-0.02 | 0.22/<br>-0.01 | N/A                | ns    |
| T <sub>TAP1</sub> <sup>(2)</sup>                  | Maximum tap 1 delay   | 8              | 14             | 16             | N/A                | ps    |
| T <sub>TAP2</sub>                                 | Maximum tap 2 delay   | 40             | 66             | 77             | N/A                | ps    |
| T <sub>TAP3</sub>                                 | Maximum tap 3 delay   | 95             | 120            | 140            | N/A                | ps    |
| T <sub>TAP4</sub>                                 | Maximum tap 4 delay   | 108            | 141            | 166            | N/A                | ps    |
| T <sub>TAP5</sub>                                 | Maximum tap 5 delay   | 171            | 194            | 231            | N/A                | ps    |
| T <sub>TAP6</sub>                                 | Maximum tap 6 delay   | 207            | 249            | 292            | N/A                | ps    |
| T <sub>TAP7</sub>                                 | Maximum tap 7 delay   | 212            | 276            | 343            | N/A                | ps    |
| T <sub>TAP8</sub>                                 | Maximum tap 8 delay   | 322            | 341            | 424            | N/A                | ps    |
| F <sub>MINCAL</sub>                               | Minimum allowed bit rate for calibration in variable mode: VARIABLE_FROM_ZERO, VARIABLE_FROM_HALF_MAX, and DIFF_PHASE_DETECTOR. | 188            | 188            | 188            | N/A                | Mb/s  |
| T <sub>IODDO_IDATAIN</sub>                        | Propagation delay through IODELAY2  | Note 1         | Note 1         | Note 1         | Note 3             | —     |
| T <sub>IODDO_ODATAIN</sub>                        | Propagation delay through IODELAY2  | Note 1         | Note 1         | Note 1         | Note 3             | —     |

**Notes:**

1. Delay depends on IODELAY2 tap setting. See TRACE report for actual values.
2. Maximum delay = integer (number of taps/8) × T<sub>TAP8</sub> + T<sub>TAPn</sub> (where n equals the remainder). For minimum delay consult the TRACE setup and hold report. Minimum delay is typically greater than 30% of the maximum delay. Tap delays can vary by device and overall conditions. See TRACE report for actual values.
3. Spartan-6 -1L devices only support tap 0. See TRACE report for actual values.

## CLB Switching Characteristics (SLICEM Only)

Table 40: CLB Switching Characteristics (SLICEM Only)

| Symbol   | Description  | Speed Grade    |                |                |                | Units   |
|--|--|----------------|----------------|----------------|----------------|---------|
|  |  | -3             | -3N            | -2             | -1L            |         |
| <b>Combinatorial Delays</b>  |  |                |                |                |                |         |
| T <sub>ILO</sub>   | An – Dn LUT inputs to A to D outputs                                 | 0.21           | 0.26           | 0.26           | 0.46           | ns, Max |
|  | An – Dn LUT inputs through F7AMUX/F7BMUX to AMUX/CMUX output         | 0.37           | 0.43           | 0.43           | 0.77           | ns, Max |
| T <sub>OPAB</sub>  | An – Dn LUT inputs through F7AMUX or F7BMUX and F8MUX to BMUX output | 0.37           | 0.46           | 0.46           | 0.84           | ns, Max |
| T <sub>ITO</sub>   | An – Dn LUT inputs through latch to AQ – DQ outputs                  | 0.82           | 0.95           | 0.95           | 1.64           | ns, Max |
| T <sub>TITO_LOGIC</sub>  | An – Dn LUT inputs to AQ – DQ outputs (latch as logic)               | 0.82           | 0.95           | 0.95           | 1.64           | ns, Max |
| T <sub>OPCYA</sub>   | An LUT inputs to COUT output   | 0.38           | 0.48           | 0.48           | 0.69           | ns, Max |
| T <sub>OPCYB</sub>   | Bn LUT inputs to COUT output   | 0.38           | 0.49           | 0.49           | 0.71           | ns, Max |
| T <sub>OPCYC</sub>   | Cn LUT inputs to COUT output   | 0.28           | 0.33           | 0.33           | 0.55           | ns, Max |
| T <sub>OPCYD</sub>   | Dn LUT inputs to COUT output   | 0.28           | 0.35           | 0.35           | 0.52           | ns, Max |
| T <sub>AFCY</sub>  | AX input to COUT output  | 0.21           | 0.26           | 0.26           | 0.36           | ns, Max |
| T <sub>BFCY</sub>  | BX input to COUT output  | 0.13           | 0.16           | 0.16           | 0.18           | ns, Max |
| T <sub>CFCY</sub>  | CX input to COUT output  | 0.10           | 0.12           | 0.12           | 0.09           | ns, Max |
| T <sub>DXCY</sub>  | DX input to COUT output  | 0.09           | 0.11           | 0.11           | 0.09           | ns, Max |
| T <sub>BYP</sub>   | CIN input to COUT output   | 0.08           | 0.10           | 0.10           | 0.06           | ns, Max |
| T <sub>CINA</sub>  | CIN input to AMUX output   | 0.21           | 0.22           | 0.22           | 0.47           | ns, Max |
| T <sub>CINB</sub>  | CIN input to BMUX output   | 0.30           | 0.31           | 0.31           | 0.57           | ns, Max |
| T <sub>CINC</sub>  | CIN input to CMUX output   | 0.29           | 0.31           | 0.31           | 0.58           | ns, Max |
| T <sub>CIND</sub>  | CIN input to DMUX output   | 0.31           | 0.32           | 0.32           | 0.68           | ns, Max |
| <b>Sequential Delays</b>   |  |                |                |                |                |         |
| T <sub>CKO</sub>   | Clock to AQ – DQ outputs   | 0.45           | 0.53           | 0.53           | 0.74           | ns, Max |
| <b>Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK</b> |  |                |                |                |                |         |
| T <sub>DICK/T<sub>CKDI</sub></sub>                                   | AX – DX input to CLK on A – D flip-flops                             | 0.42/<br>0.28  | 0.47/<br>0.39  | 0.47/<br>0.39  | 0.90/<br>0.56  | ns, Min |
| T <sub>CECK/T<sub>CKCE</sub></sub>                                   | CE input to CLK on A – D flip-flops                                  | 0.31/<br>–0.07 | 0.37/<br>–0.07 | 0.37/<br>–0.07 | 0.59/<br>–0.27 | ns, Min |
| T <sub>SRCK/T<sub>CKSR</sub></sub>                                   | SR input to CLK on A – D flip-flops for XC devices                   | 0.41/<br>0.02  | 0.42/<br>0.02  | 0.42/<br>0.02  | 0.68/<br>–0.29 | ns, Min |
|  | SR input to CLK on A – D flip-flops for XA and XQ devices            | 0.41/<br>0.02  | N/A            | 0.44/<br>0.02  | 0.68/<br>–0.29 | ns, Min |
| T <sub>CINCK/T<sub>CKCIN</sub></sub>                                 | CIN input to CLK on A – D flip-flops                                 | 0.31/<br>–0.17 | 0.31/<br>–0.13 | 0.31/<br>–0.13 | 0.81/<br>–0.42 | ns, Min |
| <b>Set/Reset</b>   |  |                |                |                |                |         |
| T <sub>RPW</sub>   | SR input minimum pulse width   | 0.41           | 0.48           | 0.48           | 1.37           | ns, Min |
| T <sub>RQ</sub>  | Delay from SR input to AQ – DQ flip-flops                            | 0.60           | 0.70           | 0.70           | 0.88           | ns, Max |
| T <sub>CEO</sub>   | Delay from CE input to AQ – DQ flip-flops                            | 0.60           | 0.65           | 0.65           | 0.90           | ns, Max |
| F <sub>TOG</sub>   | Toggle frequency (for export control)                                | 862            | 806            | 667            | 500            | MHz     |

Table 45: Device DNA Interface Port Switching Characteristics

| Symbol                              | Description  | Speed Grade |       |    |     | Units    |
|-------------------------------------|--|-------------|-------|----|-----|----------|
|                                     |  | -3          | -3N   | -2 | -1L |          |
| T <sub>DNASSU</sub>                 | Setup time on SHIFT before the rising edge of CLK      |             | 7     |    |     | ns, Min  |
| T <sub>DNASH</sub>                  | Hold time on SHIFT after the rising edge of CLK        |             | 1     |    |     | ns, Min  |
| T <sub>DNADSU</sub>                 | Setup time on DIN before the rising edge of CLK        |             | 7     |    |     | ns, Min  |
| T <sub>DNADH</sub>                  | Hold time on DIN after the rising edge of CLK          |             | 1     |    |     | ns, Min  |
| T <sub>DNARSU</sub>                 | Setup time on READ before the rising edge of CLK       |             | 7     |    |     | ns, Min  |
|                                     |  |             | 1,000 |    |     | ns, Max  |
| T <sub>DNARH</sub>                  | Hold time on READ after the rising edge of CLK         |             | 1     |    |     | ns, Min  |
| T <sub>DNADCKO</sub>                | Clock-to-output delay on DOUT after rising edge of CLK |             | 0.5   |    |     | ns, Min  |
|                                     |  |             | 6     |    |     | ns, Max  |
| T <sub>DNACLKF</sub> <sup>(2)</sup> | CLK frequency  |             | 2     |    |     | MHz, Max |
| T <sub>DNACLKL</sub>                | CLK Low time   |             | 50    |    |     | ns, Min  |
| T <sub>DNACLKH</sub>                | CLK High time  |             | 50    |    |     | ns, Min  |

**Notes:**

1. The minimum READ pulse width is 8 ns, the maximum READ pulse width is 1  $\mu$ s.
2. Also applies to TCK when reading DNA through the boundary-scan port.

Table 46: Suspend Mode Switching Characteristics

| Symbol                         | Description  | Min | Max  | Units   |
|--------------------------------|--|-----|------|---------|
| <b>Entering Suspend Mode</b>   |  |     |      |         |
| T <sub>SUSPENDHIGH_AWAKE</sub> | Rising edge of SUSPEND pin to falling edge of AWAKE pin without glitch filter  | 2.5 | 14   | ns      |
| T <sub>SUSPENDFILTER</sub>     | Adjustment to SUSPEND pin rising edge parameters when glitch filter enabled  | 31  | 430  | ns      |
| T <sub>SUSPEND_GWE</sub>       | Rising edge of SUSPEND pin until FPGA output pins drive their defined SUSPEND constraint behavior (without glitch filter)  | –   | 15   | ns      |
| T <sub>SUSPEND_GTS</sub>       | Rising edge of SUSPEND pin to write-protect lock on all writable clocked elements (without glitch filter)  | –   | 15   | ns      |
| T <sub>SUSPEND_DISABLE</sub>   | Rising edge of the SUSPEND pin to FPGA input pins and interconnect disabled (without glitch filter)  | –   | 1500 | ns      |
| <b>Exiting Suspend Mode</b>    |  |     |      |         |
| T <sub>SUSPENDLOW_AWAKE</sub>  | Falling edge of the SUSPEND pin to rising edge of the AWAKE pin. Does not include DCM or PLL lock time.  | 7   | 75   | $\mu$ s |
| T <sub>SUSPEND_ENABLE</sub>    | Falling edge of the SUSPEND pin to FPGA input pins and interconnect re-enabled   | 7   | 41   | $\mu$ s |
| T <sub>AWAKE_GWE1</sub>        | Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <b>sw_clk:InternalClock</b> and <b>sw_gwe_cycle:1</b> .       | –   | 80   | ns      |
| T <sub>AWAKE_GWE512</sub>      | Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <b>sw_clk:InternalClock</b> and <b>sw_gwe_cycle:512</b> .     | –   | 20.5 | $\mu$ s |
| T <sub>AWAKE_GTS1</sub>        | Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <b>sw_clk:InternalClock</b> and <b>sw_gts_cycle:1</b> .   | –   | 80   | ns      |
| T <sub>AWAKE_GTS512</sub>      | Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <b>sw_clk:InternalClock</b> and <b>sw_gts_cycle:512</b> . | –   | 20.5 | $\mu$ s |
| T <sub>SCP_AWAKE</sub>         | Rising edge of SCP pins to rising edge of AWAKE pin  | 7   | 75   | $\mu$ s |

Table 47: Configuration Switching Characteristics<sup>(1)</sup> (Cont'd)

| Symbol   | Description   | Speed Grade |         |         |          | Units       |
|--|---|-------------|---------|---------|----------|-------------|
|  |   | -3          | -3N     | -2      | -1L      |             |
| <b>BPI Master Flash Mode Programming Switching<sup>(4)</sup></b> |   |             |         |         |          |             |
| T <sub>BPICCO</sub> <sup>(5)</sup>                               | A[25:0], FCS_B, FOE_B, FWE_B, LDC outputs valid after CCLK falling edge   | 15          | 15      | 15      | 20       | ns, Max     |
| T <sub>BPIICCK</sub>   | Master BPI CCLK (output) delay  | 10/100      | 10/100  | 10/100  | 10/130   | μs, Min/Max |
| T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>                         | Setup/Hold on D[15:0] data input pins   | 5.0/1.0     | 5.0/1.0 | 5.0/1.0 | 6.0/2.0  | ns, Min     |
| <b>SPI Master Flash Mode Programming Switching<sup>(6)</sup></b> |   |             |         |         |          |             |
| T <sub>SPIDCC</sub> /T <sub>SPIDCCD</sub>                        | DIN, MISO0, MISO1, MISO2, MISO3, Setup/Hold before/after the rising CCLK edge                                   | 5.0/1.0     | 5.0/1.0 | 5.0/1.0 | 7.0/1.0  | ns, Min     |
| T <sub>SPIIICCK</sub>  | Master SPI CCLK (output) delay  | 0.4/7.0     | 0.4/7.0 | 0.4/7.0 | 0.4/10.0 | μs, Min/Max |
| T <sub>SPICCM</sub>  | MOSI clock to out   | 13          | 13      | 13      | 19       | ns, Max     |
| T <sub>SPICCF</sub>  | CSO_B clock to out  | 16          | 16      | 16      | 26       | ns, Max     |
| <b>CCLK Output (Master Modes)</b>                                |   |             |         |         |          |             |
| T <sub>MCCKL</sub>   | Master CCLK clock duty cycle Low  | 40/60       |         |         |          | %, Min/Max  |
| T <sub>MCCKH</sub>   | Master CCLK clock duty cycle High   | 40/60       |         |         |          | %, Min/Max  |
| F <sub>MCC</sub>   | Maximum frequency, serial mode (Master Serial/SPI)<br>All devices   | 40          | 40      | 40      | 30       | MHz, Max    |
|  | Maximum frequency, parallel mode (Master SelectMAP/BPI)<br>LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T | 40          | 40      | 40      | 25       | MHz, Max    |
|  | Maximum frequency, parallel mode (Master SelectMAP/BPI)<br>LX100 and LX100T in x8 mode, LX150, and LX150T       | 40          | 40      | 40      | 20       | MHz, Max    |
|  | Maximum frequency, parallel mode (Master SelectMAP/BPI)<br>LX100 and LX100T in x16 mode                         | 35          | 35      | 35      | 20       | MHz, Max    |
| F <sub>MCCKTOL</sub>   | Frequency Tolerance, master mode  | ±50         | ±50     | ±50     | ±50      | %           |
| <b>CCLK Input (Slave Modes)</b>                                  |   |             |         |         |          |             |
| T <sub>SCCKL</sub>   | Slave CCLK clock minimum Low time   | 5           | 5       | 5       | 8        | ns, Min     |
| T <sub>SCCKH</sub>   | Slave CCLK clock minimum High time  | 5           | 5       | 5       | 8        | ns, Min     |
| <b>USERCCLK Input</b>  |   |             |         |         |          |             |
| T <sub>USERCCLKL</sub>   | USERCCLK clock minimum Low time   | 12          | 12      | 12      | 16       | ns, Min     |
| T <sub>USERCCLKH</sub>   | USERCCLK clock minimum High time  | 12          | 12      | 12      | 16       | ns, Min     |
| F <sub>USERCCLK</sub>  | Maximum USERCCLK frequency  | 40          | 40      | 40      | 30       | MHz, Max    |

**Notes:**

1. Maximum frequency and setup/hold timing parameters are for 3.3V and 2.5V configuration voltages.
2. To support longer delays in configuration, use the design solutions described in [UG380: Spartan-6 FPGA Configuration User Guide](#).
3. [Table 6](#) specifies the power supply ramp time.
4. BPI mode is not supported in:
  - LX4, LX25, or LX25T devices
  - LX9 devices in the TQG144 package
  - LX9 or LX16 devices in the CPG196 package.
5. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
6. Defense-grade Spartan-6Q -2Q devices configure in single default SPI Master (x1) mode at  $T_j = -55^{\circ}\text{C}$ . During operation and when using all other configuration functions, the minimum operating temperature is  $-40^{\circ}\text{C}$ .

## DCM Switching Characteristics

Table 53: Operating Frequency Ranges and Conditions for the Delay-Locked Loop (DLL)<sup>(1)</sup>

| Symbol   | Description  | Speed Grade      |                    |                  |                    |                  |                    |                  |                    | Units |  |
|--|--|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|-------|--|
|  |  | -3               |                    | -3N              |                    | -2               |                    | -1L              |                    |       |  |
|  |  | Min              | Max                | Min              | Max                | Min              | Max                | Min              | Max                |       |  |
| <b>Input Frequency Ranges</b>  |  |                  |                    |                  |                    |                  |                    |                  |                    |       |  |
| CLKIN_FREQ_DLL   | Frequency of the CLKIN clock input when the CLKDV output is not used.                      | 5 <sup>(2)</sup> | 280 <sup>(3)</sup> | 5 <sup>(2)</sup> | 280 <sup>(3)</sup> | 5 <sup>(2)</sup> | 250 <sup>(3)</sup> | 5 <sup>(2)</sup> | 175 <sup>(3)</sup> | MHz   |  |
|  | Frequency of the CLKIN clock input when using the CLKDV output.                            | 5 <sup>(2)</sup> | 280 <sup>(3)</sup> | 5 <sup>(2)</sup> | 280 <sup>(3)</sup> | 5 <sup>(2)</sup> | 250 <sup>(3)</sup> | 5 <sup>(2)</sup> | 133 <sup>(3)</sup> | MHz   |  |
| <b>Input Pulse Requirements</b>  |  |                  |                    |                  |                    |                  |                    |                  |                    |       |  |
| CLKIN_PULSE  | CLKIN pulse width as a percentage of the CLKIN period for CLKIN_FREQ_DLL < 150 MHz         | 40               | 60                 | 40               | 60                 | 40               | 60                 | 40               | 60                 | %     |  |
|  | CLKIN pulse width as a percentage of the CLKIN period for CLKIN_FREQ_DLL > 150 MHz         | 45               | 55                 | 45               | 55                 | 45               | 55                 | 45               | 55                 | %     |  |
| <b>Input Clock Jitter Tolerance and Delay Path Variation<sup>(4)</sup></b> |  |                  |                    |                  |                    |                  |                    |                  |                    |       |  |
| CLKIN_CYC_JITT_DLL_LF  | Cycle-to-cycle jitter at the CLKIN input for CLKIN_FREQ_DLL < 150 MHz                      | –                | ±300               | –                | ±300               | –                | ±300               | –                | ±300               | ps    |  |
| CLKIN_CYC_JITT_DLL_HF  | Cycle-to-cycle jitter at the CLKIN input for CLKIN_FREQ_DLL > 150 MHz.                     | –                | ±150               | –                | ±150               | –                | ±150               | –                | ±150               | ps    |  |
| CLKIN_PER_JITT_DLL   | Period jitter at the CLKIN input.  | –                | ±1                 | –                | ±1                 | –                | ±1                 | –                | ±1                 | ns    |  |
| CLKFB_DELAY_VAR_EXT  | Allowable variation of the off-chip feedback delay from the DCM output to the CLKFB input. | –                | ±1                 | –                | ±1                 | –                | ±1                 | –                | ±1                 | ns    |  |

### Notes:

1. DLL specifications apply when using any of the DLL outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV.
2. When operating independently of the DLL, the DFS supports lower CLKIN\_FREQ\_DLL frequencies. See Table 55.
3. The CLKIN\_DIVIDE\_BY\_2 attribute increases the effective input frequency range. When set to TRUE, the input clock frequency is divided by two as it enters the DCM. Input clock frequencies for the clock buffer being used can be increased up to the F<sub>MAX</sub> (see Table 48 and Table 49 for BUFG and BUFIO2 limits). When used with CLK\_FEEDBACK=2X, the input clock frequency matches the frequency for CLK2X, and is limited to CLKOUT\_FREQ\_2X.
4. CLKIN\_FREQ\_DLL input jitter beyond these limits can cause the DCM to lose LOCK, indicated by the LOCKED output deasserting. The user must then reset the DCM.
5. When using both DCMs in a CMT, both DCMs must be LOCKED.

Table 54: Switching Characteristics for the Delay-Locked Loop (DLL)<sup>(1)</sup> (Cont'd)

| Symbol                        | Description   | Speed Grade |      |     |      |     |      |     |      | Units |  |
|-------------------------------|---|-------------|------|-----|------|-----|------|-----|------|-------|--|
|                               |   | -3          |      | -3N |      | -2  |      | -1L |      |       |  |
|                               |   | Min         | Max  | Min | Max  | Min | Max  | Min | Max  |       |  |
| LOCK_DLL <sup>(3)</sup>       | When using the DLL alone: The time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase.<br>CLKIN_FREQ_DLL < 50 MHz. | —           | 5    | —   | 5    | —   | 5    | —   | 5    | ms    |  |
|                               | When using the DLL alone: The time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase.<br>CLKIN_FREQ_DLL > 50 MHz. | —           | 0.60 | —   | 0.60 | —   | 0.60 | —   | 0.60 | ms    |  |
| <b>Delay Lines</b>            |   |             |      |     |      |     |      |     |      |       |  |
| DCM_DELAY_STEP <sup>(5)</sup> | Finest delay resolution, averaged over all steps.   | 10          | 40   | 10  | 40   | 10  | 40   | 10  | 40   | ps    |  |

**Notes:**

- The values in this table are based on the operating conditions described in Table 2 and Table 53.
- Indicates the maximum amount of output jitter that the DCM adds to the jitter on the CLKIN input.
- For optimal jitter tolerance and faster LOCK time, use the CLKIN\_PERIOD attribute.
- Some jitter and duty-cycle specifications include 1% of input clock period or 0.01 UI. For example, this data sheet specifies a maximum jitter of  $\pm(1\% \text{ of CLKIN period} + 150 \text{ ps})$ . Assuming that the CLKIN frequency is 100 MHz, the equivalent CLKIN period is 10 ns. Since 1% of 10 ns is 0.1 ns or 100 ps, the maximum jitter is  $\pm(100 \text{ ps} + 150 \text{ ps}) = \pm250 \text{ ps}$ .
- A typical delay step size is 23 ps.
- The timing analysis tools use the CLK\_FEEDBACK = 1X condition for the CLKIN\_CLKFB\_PHASE value (reported as phase error). When using CLK\_FEEDBACK = 2X, add 100 ps to the phase error for the CLKIN\_CLKFB\_PHASE value (as shown in this table).

Table 55: Recommended Operating Conditions for the Digital Frequency Synthesizer (DFS)<sup>(1)</sup>

| Symbol  | Description   | Speed Grade |                    |     |                    |     |                    |     |                    | Units |  |
|---|---|-------------|--------------------|-----|--------------------|-----|--------------------|-----|--------------------|-------|--|
|   |   | -3          |                    | -3N |                    | -2  |                    | -1L |                    |       |  |
|   |   | Min         | Max                | Min | Max                | Min | Max                | Min | Max                |       |  |
| <b>Input Frequency Ranges<sup>(2)</sup></b>       |   |             |                    |     |                    |     |                    |     |                    |       |  |
| CLKIN_FREQ_FX                                     | Frequency for the CLKIN input. Also described as F <sub>CLKIN</sub> .                                       | 0.5         | 375 <sup>(3)</sup> | 0.5 | 375 <sup>(3)</sup> | 0.5 | 333 <sup>(3)</sup> | 0.5 | 200 <sup>(3)</sup> | MHz   |  |
| <b>Input Clock Jitter Tolerance<sup>(4)</sup></b> |   |             |                    |     |                    |     |                    |     |                    |       |  |
| CLKIN_CYC_JITT_FX_LF                              | Cycle-to-cycle jitter at the CLKIN input, based on CLKFX output frequency:<br>F <sub>CLKFX</sub> < 150 MHz. | —           | $\pm 300$          | —   | $\pm 300$          | —   | $\pm 300$          | —   | $\pm 300$          | ps    |  |
| CLKIN_CYC_JITT_FX_HF                              | Cycle-to-cycle jitter at the CLKIN input, based on CLKFX output frequency:<br>F <sub>CLKFX</sub> > 150 MHz. | —           | $\pm 150$          | —   | $\pm 150$          | —   | $\pm 150$          | —   | $\pm 150$          | ps    |  |
| CLKIN_PER_JITT_FX                                 | Period jitter at the CLKIN input.   | —           | $\pm 1$            | —   | $\pm 1$            | —   | $\pm 1$            | —   | $\pm 1$            | ns    |  |

**Notes:**

- DFS specifications apply when using either of the DFS outputs (CLKFX or CLKFX180).
- When using both DFS and DLL outputs on the same DCM, follow the more restrictive CLKIN\_FREQ\_DLL specifications in Table 53.
- The CLKIN\_DIVIDE\_BY\_2 attribute increases the effective input frequency range. When set to TRUE, the input clock frequency is divided by two as it enters the DCM. Input clock frequencies for the clock buffer being used can be increased up to the F<sub>MAX</sub> (see Table 48 and Table 49 for BUFG and BUFI02 limits).
- CLKIN input jitter beyond these limits can cause the DCM to lose LOCK.

Table 56: Switching Characteristics for the Digital Frequency Synthesizer (DFS) for DCM\_SP<sup>(1)</sup>

| Symbol                                      | Description   | Speed Grade                           |      |     |      |     |      |     |      | Units |  |
|---|---|---------------------------------------|------|-----|------|-----|------|-----|------|-------|--|
|   |   | -3                                    |      | -3N |      | -2  |      | -1L |      |       |  |
|   |   | Min                                   | Max  | Min | Max  | Min | Max  | Min | Max  |       |  |
| <b>Output Frequency Ranges</b>              |   |                                       |      |     |      |     |      |     |      |       |  |
| CLKOUT_FREQ_FX                              | Frequency for the CLKFX and CLKFX180 outputs  | 5                                     | 375  | 5   | 375  | 5   | 333  | 5   | 200  | MHz   |  |
| <b>Output Clock Jitter<sup>(2)(3)</sup></b> |   |                                       |      |     |      |     |      |     |      |       |  |
| CLKOUT_PER_JITT_FX                          | Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN < 20 MHz  | Use the Clocking Wizard               |      |     |      |     |      |     |      | ps    |  |
|   | Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN > 20 MHz  | Typical = ±(1% of CLKFX period + 100) |      |     |      |     |      |     |      | ps    |  |
| <b>Duty Cycle<sup>(4)(5)</sup></b>          |   |                                       |      |     |      |     |      |     |      |       |  |
| CLKOUT_DUTY_CYCLE_FX                        | Duty cycle precision for the CLKFX and CLKFX180 outputs including the BUFGMUX and clock tree duty-cycle distortion  | Maximum = ±(1% of CLKFX period + 350) |      |     |      |     |      |     |      | ps    |  |
| <b>Phase Alignment<sup>(5)</sup></b>        |   |                                       |      |     |      |     |      |     |      |       |  |
| CLKOUT_PHASE_FX                             | Phase offset between the DFS CLKFX output and the DLL CLK0 output when both the DFS and DLL are used  | –                                     | ±200 | –   | ±200 | –   | ±200 | –   | ±250 | ps    |  |
| CLKOUT_PHASE_FX180                          | Phase offset between the DFS CLKFX180 output and the DLL CLK0 output when both the DFS and DLL are used   | Maximum = ±(1% of CLKFX period + 200) |      |     |      |     |      |     |      | ps    |  |
| <b>LOCKED Time</b>                          |   |                                       |      |     |      |     |      |     |      |       |  |
| LOCK_FX <sup>(2)</sup>                      | When FCLKIN < 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time. | –                                     | 5    | –   | 5    | –   | 5    | –   | 5    | ms    |  |
|   | When FCLKIN > 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time. | –                                     | 0.45 | –   | 0.45 | –   | 0.45 | –   | 0.60 | ms    |  |

**Notes:**

- The values in this table are based on the operating conditions described in Table 2 and Table 55.
- For optimal jitter tolerance and a faster LOCK time, use the CLKIN\_PERIOD attribute.
- Output jitter is characterized with no input jitter. Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply, and PCB design. The actual maximum output jitter depends on the system application.
- The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%.
- Some duty cycle and alignment specifications include a percentage of the CLKFX output period. For example, this data sheet specifies a maximum CLKFX jitter of ±(1% of CLKFX period + 200 ps). Assuming that the CLKFX output frequency is 100 MHz, the equivalent CLKFX period is 10 ns, and 1% of 10 ns is 0.1 ns or 100 ps. Accordingly, the maximum jitter is ±(100 ps + 200 ps) = ±300 ps.

Table 64: Global Clock Input to Output Delay With DCM in System-Synchronous Mode

| Symbol  | Description                            | Device     | Speed Grade |      |      |      | Units |
|---|--|------------|-------------|------|------|------|-------|
|   |  |            | -3          | -3N  | -2   | -1L  |       |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> DCM in System-Synchronous Mode. |  |            |             |      |      |      |       |
| TICKOFDCM   | Global Clock and OUTFF <i>with</i> DCM | XC6SLX4    | 4.23        | N/A  | 6.11 | 6.60 | ns    |
|   |  | XC6SLX9    | 4.23        | 5.17 | 6.11 | 6.60 | ns    |
|   |  | XC6SLX16   | 4.28        | 4.57 | 5.34 | 6.36 | ns    |
|   |  | XC6SLX25   | 3.95        | 4.18 | 4.59 | 6.91 | ns    |
|   |  | XC6SLX25T  | 3.95        | 4.18 | 4.59 | N/A  | ns    |
|   |  | XC6SLX45   | 4.37        | 4.70 | 5.50 | 6.85 | ns    |
|   |  | XC6SLX45T  | 4.37        | 4.70 | 5.50 | N/A  | ns    |
|   |  | XC6SLX75   | 3.90        | 4.23 | 4.77 | 6.31 | ns    |
|   |  | XC6SLX75T  | 3.90        | 4.23 | 4.77 | N/A  | ns    |
|   |  | XC6SLX100  | 3.86        | 4.16 | 4.66 | 7.25 | ns    |
|   |  | XC6SLX100T | 3.90        | 4.16 | 4.66 | N/A  | ns    |
|   |  | XC6SLX150  | 4.03        | 4.33 | 4.83 | 6.63 | ns    |
|   |  | XC6SLX150T | 4.03        | 4.33 | 4.83 | N/A  | ns    |
|   |  | XA6SLX4    | 4.55        | N/A  | 6.11 | N/A  | ns    |
|   |  | XA6SLX9    | 4.55        | N/A  | 6.11 | N/A  | ns    |
|   |  | XA6SLX16   | 4.62        | N/A  | 5.33 | N/A  | ns    |
|   |  | XA6SLX25   | 4.27        | N/A  | 4.59 | N/A  | ns    |
|   |  | XA6SLX25T  | 4.27        | N/A  | 4.69 | N/A  | ns    |
|   |  | XA6SLX45   | 4.69        | N/A  | 5.50 | N/A  | ns    |
|   |  | XA6SLX45T  | 4.69        | N/A  | 5.50 | N/A  | ns    |
|   |  | XA6SLX75   | 4.22        | N/A  | 4.77 | N/A  | ns    |
|   |  | XA6SLX75T  | 4.22        | N/A  | 4.77 | N/A  | ns    |
|   |  | XA6SLX100  | N/A         | N/A  | 5.34 | N/A  | ns    |
|   |  | XQ6SLX75   | N/A         | N/A  | 4.77 | 6.31 | ns    |
|   |  | XQ6SLX75T  | 4.22        | N/A  | 4.77 | N/A  | ns    |
|   |  | XQ6SLX150  | N/A         | N/A  | 4.96 | 6.63 | ns    |
|   |  | XQ6SLX150T | 4.62        | N/A  | 4.96 | N/A  | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM output jitter is already included in the timing calculation.

Table 69: Global Clock Input to Output Delay With DCM and PLL in Source-Synchronous Mode

| Symbol  | Description                             | Device     | Speed Grade |      |      |      | Units |
|---|---|------------|-------------|------|------|------|-------|
|   |   |            | -3          | -3N  | -2   | -1L  |       |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> DCM in Source-Synchronous Mode and PLL in DCM2PLL Mode. |   |            |             |      |      |      |       |
| TICKOFDCM0_PLL  | Global Clock and OUTFF with DCM and PLL | XC6SLX4    | 5.58        | N/A  | 7.42 | 8.54 | ns    |
|   |   | XC6SLX9    | 5.58        | 6.19 | 7.42 | 8.54 | ns    |
|   |   | XC6SLX16   | 5.50        | 6.06 | 7.05 | 8.24 | ns    |
|   |   | XC6SLX25   | 5.57        | 6.04 | 7.02 | 8.33 | ns    |
|   |   | XC6SLX25T  | 5.57        | 6.04 | 7.02 | N/A  | ns    |
|   |   | XC6SLX45   | 5.53        | 5.97 | 6.96 | 8.32 | ns    |
|   |   | XC6SLX45T  | 5.53        | 5.97 | 6.96 | N/A  | ns    |
|   |   | XC6SLX75   | 5.55        | 6.00 | 6.99 | 8.54 | ns    |
|   |   | XC6SLX75T  | 5.55        | 6.00 | 6.99 | N/A  | ns    |
|   |   | XC6SLX100  | 5.58        | 6.03 | 7.02 | 9.11 | ns    |
|   |   | XC6SLX100T | 5.62        | 6.03 | 7.02 | N/A  | ns    |
|   |   | XC6SLX150  | 5.32        | 5.70 | 6.41 | 8.26 | ns    |
|   |   | XC6SLX150T | 5.32        | 5.70 | 6.41 | N/A  | ns    |
|   |   | XA6SLX4    | 5.87        | N/A  | 7.28 | N/A  | ns    |
|   |   | XA6SLX9    | 5.87        | N/A  | 7.28 | N/A  | ns    |
|   |   | XA6SLX16   | 6.02        | N/A  | 6.87 | N/A  | ns    |
|   |   | XA6SLX25   | 5.88        | N/A  | 6.90 | N/A  | ns    |
|   |   | XA6SLX25T  | 5.88        | N/A  | 7.00 | N/A  | ns    |
|   |   | XA6SLX45   | 5.82        | N/A  | 6.81 | N/A  | ns    |
|   |   | XA6SLX45T  | 5.82        | N/A  | 6.81 | N/A  | ns    |
|   |   | XA6SLX75   | 5.81        | N/A  | 6.80 | N/A  | ns    |
|   |   | XA6SLX75T  | 5.81        | N/A  | 6.80 | N/A  | ns    |
|   |   | XA6SLX100  | N/A         | N/A  | 6.88 | N/A  | ns    |
|   |   | XQ6SLX75   | N/A         | N/A  | 6.80 | 8.54 | ns    |
|   |   | XQ6SLX75T  | 5.81        | N/A  | 6.80 | N/A  | ns    |
|   |   | XQ6SLX150  | N/A         | N/A  | 6.41 | 8.26 | ns    |
|   |   | XQ6SLX150T | 5.90        | N/A  | 6.41 | N/A  | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM and PLL output jitter are already included in the timing calculation.

Table 71: Global Clock Setup and Hold Without DCM or PLL (Default Delay)

| Symbol  | Description   | Device     | Speed Grade |           |           |           | Units |
|---|---|------------|-------------|-----------|-----------|-----------|-------|
|   |   |            | -3          | -3N       | -2        | -1L       |       |
| <b>Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.<sup>(1)</sup></b> |   |            |             |           |           |           |       |
| T <sub>PSFD</sub> / T <sub>PHFD</sub>   | Default Delay <sup>(2)</sup> Global Clock and IFF <sup>(3)</sup> without DCM or PLL | XC6SLX4    | 0.66/1.17   | N/A       | 1.05/0.79 | 2.09/1.05 | ns    |
|   |   | XC6SLX9    | 0.66/1.17   | 0.75/1.17 | 1.05/1.17 | 2.09/1.05 | ns    |
|   |   | XC6SLX16   | 0.87/1.16   | 0.93/1.16 | 0.96/1.16 | 1.86/1.06 | ns    |
|   |   | XC6SLX25   | 0.68/0.77   | 0.81/0.81 | 0.87/0.82 | 2.21/1.33 | ns    |
|   |   | XC6SLX25T  | 0.68/0.77   | 0.81/0.81 | 0.87/0.82 | N/A       | ns    |
|   |   | XC6SLX45   | 0.40/1.05   | 0.42/1.17 | 0.64/1.20 | 1.61/1.67 | ns    |
|   |   | XC6SLX45T  | 0.40/1.05   | 0.42/1.17 | 0.64/1.20 | N/A       | ns    |
|   |   | XC6SLX75   | 0.41/1.11   | 0.41/1.13 | 0.80/1.14 | 1.23/1.82 | ns    |
|   |   | XC6SLX75T  | 0.41/1.11   | 0.41/1.13 | 0.80/1.14 | N/A       | ns    |
|   |   | XC6SLX100  | 0.39/1.12   | 0.39/1.23 | 0.39/1.28 | 1.13/1.94 | ns    |
|   |   | XC6SLX100T | 0.39/1.12   | 0.39/1.23 | 0.39/1.28 | N/A       | ns    |
|   |   | XC6SLX150  | 0.23/1.54   | 0.23/1.62 | 0.23/1.62 | 1.14/2.05 | ns    |
|   |   | XC6SLX150T | 0.23/1.54   | 0.23/1.62 | 0.23/1.62 | N/A       | ns    |
|   |   | XA6SLX4    | 0.73/1.18   | N/A       | 1.05/0.80 | N/A       | ns    |
|   |   | XA6SLX9    | 0.73/1.18   | N/A       | 1.05/0.80 | N/A       | ns    |
|   |   | XA6SLX16   | 0.90/1.20   | N/A       | 0.96/0.75 | N/A       | ns    |
|   |   | XA6SLX25   | 0.70/0.81   | N/A       | 0.87/0.91 | N/A       | ns    |
|   |   | XA6SLX25T  | 0.76/0.81   | N/A       | 1.03/0.91 | N/A       | ns    |
|   |   | XA6SLX45   | 0.40/1.06   | N/A       | 0.64/1.20 | N/A       | ns    |
|   |   | XA6SLX45T  | 0.40/1.06   | N/A       | 0.64/1.20 | N/A       | ns    |
|   |   | XA6SLX75   | 0.41/1.24   | N/A       | 0.80/1.18 | N/A       | ns    |
|   |   | XA6SLX75T  | 0.41/1.24   | N/A       | 0.80/1.18 | N/A       | ns    |
|   |   | XA6SLX100  | N/A         | N/A       | 0.86/1.55 | N/A       | ns    |
|   |   | XQ6SLX75   | N/A         | N/A       | 0.80/1.18 | 1.23/1.82 | ns    |
|   |   | XQ6SLX75T  | 0.41/1.24   | N/A       | 0.80/1.18 | N/A       | ns    |
|   |   | XQ6SLX150  | N/A         | N/A       | 0.28/1.57 | 1.14/2.05 | ns    |
|   |   | XQ6SLX150T | 0.28/1.78   | N/A       | 0.28/1.57 | N/A       | ns    |

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. Default delay uses IODELAY2 tap 0.
3. IFF = Input Flip-Flop or Latch.

Table 75: Global Clock Setup and Hold With PLL in Source-Synchronous Mode

| Symbol  | Description  | Device     | Speed Grade |           |           |           | Units |
|---|--|------------|-------------|-----------|-----------|-----------|-------|
|   |  |            | -3          | -3N       | -2        | -1L       |       |
| <b>Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.<sup>(1)</sup></b> |  |            |             |           |           |           |       |
| T <sub>PSPLL0</sub> / T <sub>PHPPLL0</sub>  | No Delay Global Clock and IFF <sup>(2)</sup> with PLL in Source-Synchronous Mode | XC6SLX4    | 0.47/1.08   | N/A       | 0.47/1.60 | 1.15/1.68 | ns    |
|   |  | XC6SLX9    | 0.47/1.08   | 0.47/1.35 | 0.47/1.60 | 1.15/1.68 | ns    |
|   |  | XC6SLX16   | 0.37/0.75   | 0.37/0.82 | 0.51/0.94 | 0.57/1.31 | ns    |
|   |  | XC6SLX25   | 0.69/1.06   | 0.69/1.06 | 0.69/1.06 | 1.86/1.67 | ns    |
|   |  | XC6SLX25T  | 0.69/1.06   | 0.69/1.06 | 0.69/1.06 | N/A       | ns    |
|   |  | XC6SLX45   | 0.57/1.05   | 0.65/1.10 | 0.65/1.18 | 1.02/1.65 | ns    |
|   |  | XC6SLX45T  | 0.57/1.06   | 0.65/1.10 | 0.65/1.18 | N/A       | ns    |
|   |  | XC6SLX75   | 0.86/1.04   | 0.87/1.04 | 0.90/1.04 | 1.34/1.55 | ns    |
|   |  | XC6SLX75T  | 0.86/1.04   | 0.87/1.04 | 0.90/1.04 | N/A       | ns    |
|   |  | XC6SLX100  | 0.53/1.13   | 0.54/1.13 | 0.55/1.13 | 0.89/2.39 | ns    |
|   |  | XC6SLX100T | 0.53/1.13   | 0.54/1.13 | 0.55/1.13 | N/A       | ns    |
|   |  | XC6SLX150  | 0.50/1.31   | 0.51/1.31 | 0.52/1.31 | 1.02/1.72 | ns    |
|   |  | XC6SLX150T | 0.50/1.31   | 0.51/1.31 | 0.52/1.31 | N/A       | ns    |
|   |  | XA6SLX4    | 0.71/0.93   | N/A       | 0.62/1.47 | N/A       | ns    |
|   |  | XA6SLX9    | 0.71/0.93   | N/A       | 0.62/1.47 | N/A       | ns    |
|   |  | XA6SLX16   | 0.92/0.69   | N/A       | 0.63/0.82 | N/A       | ns    |
|   |  | XA6SLX25   | 0.99/0.94   | N/A       | 0.96/0.94 | N/A       | ns    |
|   |  | XA6SLX25T  | 0.99/0.94   | N/A       | 1.04/0.94 | N/A       | ns    |
|   |  | XA6SLX45   | 0.63/1.02   | N/A       | 0.72/1.05 | N/A       | ns    |
|   |  | XA6SLX45T  | 0.63/1.02   | N/A       | 0.72/1.05 | N/A       | ns    |
|   |  | XA6SLX75   | 0.88/0.89   | N/A       | 1.02/0.89 | N/A       | ns    |
|   |  | XA6SLX75T  | 0.88/0.89   | N/A       | 1.02/0.89 | N/A       | ns    |
|   |  | XA6SLX100  | N/A         | N/A       | 1.25/0.96 | N/A       | ns    |
|   |  | XQ6SLX75   | N/A         | N/A       | 1.02/0.89 | 1.34/1.55 | ns    |
|   |  | XQ6SLX75T  | 0.88/0.89   | N/A       | 1.02/0.89 | N/A       | ns    |
|   |  | XQ6SLX150  | N/A         | N/A       | 0.63/1.19 | 1.02/1.72 | ns    |
|   |  | XQ6SLX150T | 0.60/1.19   | N/A       | 0.63/1.19 | N/A       | ns    |

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

## Revision History

The following table shows the revision history for this document.

| Date     | Version | Description of Revisions  |
|----------|---------|---|
| 06/24/09 | 1.0     | Initial Xilinx release.   |
| 08/26/09 | 1.1     | Added $V_{FS}$ to <a href="#">Table 1</a> and <a href="#">Table 2</a> . Added $R_{FUSE}$ to <a href="#">Table 2</a> . Added XC6SLX75 and XC6SLX75T to $V_{BATT}$ and $I_{BATT}$ in <a href="#">Table 1</a> , <a href="#">Table 2</a> , and <a href="#">Table 4</a> . Corrected the quiescent supply current for the XC6SLX4 in <a href="#">Table 5</a> . Updated <a href="#">Table 11</a> . Removed $DV_{PPIN}$ from <a href="#">Figure 2</a> . Removed $F_{PCIECORE}$ from <a href="#">Table 24</a> and added values to $F_{PCIEUSER}$ . Added more networking applications to <a href="#">Table 25</a> . Updated values for $T_{SUSPENDLOW\_AWAKE}$ , $T_{SUSPEND\_ENABLE}$ , and $T_{SCP\_AWAKE}$ in <a href="#">Table 46</a> . Numerous changes to <a href="#">Table 47, page 54</a> including the addition of new values to various specifications, revising the $T_{SMCKCSO}$ description, and changing the units of $T_{POR}$ . Also, removed <i>Dynamic Reconfiguration Port (DRP) for DCM and PLL Before and After DCLK section</i> from <a href="#">Table 47</a> and updated all the notes. In <a href="#">Table 52</a> , added to $F_{INMAX}$ , revised $F_{OUTMAX}$ , and removed PLL Maximum Output Frequency for BUFI02. Revised values for DCM_DELAY_STEP in <a href="#">Table 54</a> . Updated CLKIN_FREQ_FX values in <a href="#">Table 55</a> .   |
| 01/04/10 | 1.2     | Added -4 speed grade to entire document. Updated speed specification of -4, -3, -2 speed grades to version 1.03. Added -1L speed grade numbers per speed specification 1.00. Updated $T_{SOL}$ in <a href="#">Table 1</a> . Added -1L rows for LVCMOS12, LVCMOS15, and LVCMOS18 in <a href="#">Table 9</a> . Revised much of the detail in <a href="#">GTP Transceiver Specifications</a> in <a href="#">Table 12</a> through <a href="#">Table 23</a> . Added -2 data to <a href="#">Table 25</a> . Updated $F_{MAX}$ in <a href="#">Table 44</a> . Updated descriptions for $T_{DNACLKL}$ and $T_{DNACLKH}$ in <a href="#">Table 45</a> and revised values for all parameters. Removed $T_{INITADDR}$ from <a href="#">Table 47</a> and added new data. Updated values in <a href="#">Table 48</a> through <a href="#">Table 62</a> . Added <a href="#">Table 51</a> (BUFPLL) and <a href="#">Table 57</a> (DCM_CLKGEN). Removed $T_{LOCKMAX}$ note from <a href="#">Table 52</a> . Updated note 3 in <a href="#">Table 53</a> . In <a href="#">Table 79</a> : removed XC6SLX75CSG324 and XC6SLX75TCG324; added XC6SLX75FG(G)484 and XC6SLX75FG(G)484.  |
| 02/22/10 | 1.3     | Production release of XC6SLX16 -2 speed grade devices. The changes to <a href="#">Table 26</a> and <a href="#">Table 27</a> includes updating this data sheet to the data in ISE v11.5 software with speed specification v1.06. Updated maximum of $V_{IN}$ and $V_{TS}$ and note 2 in <a href="#">Table 1</a> . In <a href="#">Table 2</a> , changed $V_{IN}$ , added $I_{IN}$ and note 5, revised notes 1, 6, and 7, and added note 8 to $R_{FUSE}$ . In <a href="#">Table 4</a> , removed previous note 1 and added data to $I_{RPU}$ , $I_{RPD}$ , and $I_{BATT}$ ; changed $C_{IN}$ , added $R_{DT}$ and $R_{IN\_TERM}$ , and added note 2 and 3. Updated $V_{CCO2}$ in <a href="#">Table 6</a> . Added <a href="#">Table 7</a> and <a href="#">Table 8</a> . Removed PCI66_3 from <a href="#">Table 9</a> . Updated PCI33_3 and I2C in <a href="#">Table 9</a> . Updated the description of <a href="#">Table 11</a> . Completely updated <a href="#">Table 25</a> . Updated <a href="#">Table 28</a> including adding values for PCI33_3. Updated $V_{REF}$ value for HSTL_III_18 in <a href="#">Table 31</a> . Updates missing $V_{REF}$ values in <a href="#">Table 32</a> . Added <a href="#">Simultaneously Switching Outputs, page 36</a> . Removed $T_{GSRQ}$ and $T_{RPW}$ from <a href="#">Table 35</a> and <a href="#">Table 36</a> . Also removed $T_{DOQ}$ from <a href="#">Table 36</a> . Removed $T_{ISPO\_DO}$ and note 1 from <a href="#">Table 37</a> . Removed $T_{OSCCK\_S}$ and combinatorial section from <a href="#">Table 38</a> . In <a href="#">Table 39</a> , removed $T_{IODDO\_T}$ and added new tap parameters and note 2. In <a href="#">Table 40</a> , <a href="#">Table 41</a> , and <a href="#">Table 42</a> , made typographical edits and removed notes. Removed clock CLK section in <a href="#">Table 41</a> . Removed clock CLK section and $T_{REG\_MUX}$ and $T_{REG\_M31}$ in <a href="#">Table 42</a> . Added block RAM $F_{MAX}$ values to <a href="#">Table 43</a> . Updated values and added note 2 to <a href="#">Table 45</a> . Added values to <a href="#">Table 46</a> and removed note 1. Numerous changes to <a href="#">Table 47</a> . Completely updated <a href="#">Table 57</a> . Revised data in <a href="#">Table 62</a> . Removed note 3 from <a href="#">Table 71</a> . Added values to <a href="#">Table 79</a> . Added data to <a href="#">Table 80</a> and <a href="#">Table 81</a> . |
| 03/10/10 | 1.4     | Production release of XC6SLX45 -2 speed grade devices, which includes changes to <a href="#">Table 26</a> and <a href="#">Table 27</a> updating this data sheet to the data in ISE v11.5 software with speed specification v1.07. Fixed $R_{IN\_TERM}$ description in <a href="#">Table 4</a> . Added PCI66_3 to <a href="#">Table 7</a> and replaced note 1. Corrected note 1 and the V <sub>Max</sub> for TMDS_33 in <a href="#">Table 8</a> . In <a href="#">Table 10</a> , added note 1 to LVPECL_33 and TMDS_33. Also updated specifications for TMDS_33. Updated the <a href="#">GTP Transceiver Specifications</a> section including adding values to <a href="#">Table 16</a> , <a href="#">Table 17</a> , and <a href="#">Table 20</a> through <a href="#">Table 23</a> . Added PCI66_3 back into <a href="#">Table 9</a> , <a href="#">Table 28</a> , <a href="#">Table 31</a> , <a href="#">Table 32</a> , and <a href="#">Table 34</a> . Updated note 3 on <a href="#">Table 32</a> . In <a href="#">Table 34</a> , corrected some typographical errors and fixed SSO limits for bank1/3 in FG(G)484 package. Corrected $T_{OSCCK\_OC_E}$ in <a href="#">Table 38</a> . In <a href="#">Table 57</a> , updated CLKFX_FREEZE_VAR and CLKFX_FREEZE_TEMP_SLOPE and added typical values to $T_{CENTER\_LOW\_SPREAD}$ and $T_{CENTER\_HIGH\_SPREAD}$ . Updated and added values to <a href="#">Table 63</a> through <a href="#">Table 78</a> , and <a href="#">Table 81</a> . In <a href="#">Table 79</a> , revised the XC6SLX16-CSG324 and the XC6SLX45-CSG484 and FG(G)484 values.   |