

Welcome to E-XFL.COM

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 1139 |
| Number of Logic Elements/Cells | 14579 |
| Total RAM Bits | 589824 |
| Number of I/O | 186 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 256-LBGA |
| Supplier Device Package | 256-FTBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc6slx16-l1ftg256i |

Table 1: Absolute Maximum Ratings⁽¹⁾ (Cont'd)

| Symbol | Description | | | Units | | |
|-----------------------------|---|--|------------------------|---------------------------------------|---------------|---|
| V_{IN} and $V_{TS}^{(3)}$ | I/O input voltage or voltage applied to 3-state output, relative to GND ⁽⁴⁾ | All user and dedicated I/Os | Commercial | DC | -0.60 to 4.10 | V |
| | | | | 20% overshoot duration | -0.75 to 4.25 | V |
| | | | | 8% overshoot duration ⁽⁵⁾ | -0.75 to 4.40 | V |
| | | Industrial | DC | DC | -0.60 to 3.95 | V |
| | | | | 20% overshoot duration | -0.75 to 4.15 | V |
| | | | | 4% overshoot duration ⁽⁵⁾ | -0.75 to 4.40 | V |
| | | Expanded (Q) | DC | DC | -0.60 to 3.95 | V |
| | | | | 20% overshoot duration | -0.75 to 4.15 | V |
| | | | | 4% overshoot duration ⁽⁵⁾ | -0.75 to 4.40 | V |
| | | Restricted to maximum of 100 user I/Os | Commercial | 20% overshoot duration | -0.75 to 4.35 | V |
| | | | | 15% overshoot duration ⁽⁵⁾ | -0.75 to 4.40 | V |
| | | | | 10% overshoot duration | -0.75 to 4.45 | V |
| | | Industrial | 20% overshoot duration | 20% overshoot duration | -0.75 to 4.25 | V |
| | | | | 10% overshoot duration | -0.75 to 4.35 | V |
| | | | | 8% overshoot duration ⁽⁵⁾ | -0.75 to 4.40 | V |
| | | Expanded (Q) | 20% overshoot duration | 20% overshoot duration | -0.75 to 4.25 | V |
| | | | | 10% overshoot duration | -0.75 to 4.35 | V |
| | | | | 8% overshoot duration ⁽⁵⁾ | -0.75 to 4.40 | V |
| T_{STG} | Storage temperature (ambient) | | | -65 to 150 | °C | |
| T_{SOL} | Maximum soldering temperature ⁽⁶⁾ (TQG144, CPG196, CSG225, CSG324, CSG484, and FTG256) | | | +260 | °C | |
| | Maximum soldering temperature ⁽⁶⁾ (Pb-free packages: FGG484, FGG676, and FGG900) | | | +250 | °C | |
| | Maximum soldering temperature ⁽⁶⁾ (Pb packages: CS484, FT256, FG484, FG676, and FG900) | | | +220 | °C | |
| T_j | Maximum junction temperature ⁽⁶⁾ | | | +125 | °C | |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- When programming eFUSE, $V_{FS} \leq V_{CCAUX}$. Requires up to 40 mA current. For read mode, V_{FS} can be between GND and 3.45 V.
- I/O absolute maximum limit applied to DC and AC signals. Overshoot duration is the percentage of a data period that the I/O is stressed beyond 3.45V.
- For I/O operation, refer to [UG381: Spartan-6 FPGA SelectIO Resources User Guide](#).
- Maximum percent overshoot duration to meet 4.40V maximum.
- For soldering guidelines and thermal considerations, see [UG385: Spartan-6 FPGA Packaging and Pinout Specification](#).

Table 8: Recommended Operating Conditions for User I/Os Using Differential Signal Standards

| I/O Standard | V _{CCO} for Drivers | | |
|--------------------------|------------------------------|--------|--------|
| | V, Min | V, Nom | V, Max |
| LVDS_33 | 3.0 | 3.3 | 3.45 |
| LVDS_25 | 2.25 | 2.5 | 2.75 |
| BLVDS_25 | 2.25 | 2.5 | 2.75 |
| MINI_LVDS_33 | 3.0 | 3.3 | 3.45 |
| MINI_LVDS_25 | 2.25 | 2.5 | 2.75 |
| LVPECL_33 ⁽¹⁾ | N/A—Inputs Only | | |
| LVPECL_25 | N/A—Inputs Only | | |
| RSDS_33 | 3.0 | 3.3 | 3.45 |
| RSDS_25 | 2.25 | 2.5 | 2.75 |
| TMDS_33 ⁽¹⁾ | 3.14 | 3.3 | 3.45 |
| PPDS_33 | 3.0 | 3.3 | 3.45 |
| PPDS_25 | 2.25 | 2.5 | 2.75 |
| DISPLAY_PORT | 2.3 | 2.5 | 2.7 |
| DIFF_MOBILE_DDR | 1.7 | 1.8 | 1.9 |
| DIFF_HSTL_I | 1.4 | 1.5 | 1.6 |
| DIFF_HSTL_II | 1.4 | 1.5 | 1.6 |
| DIFF_HSTL_III | 1.4 | 1.5 | 1.6 |
| DIFF_HSTL_I_18 | 1.7 | 1.8 | 1.9 |
| DIFF_HSTL_II_18 | 1.7 | 1.8 | 1.9 |
| DIFF_HSTL_III_18 | 1.7 | 1.8 | 1.9 |
| DIFF_SSTL3_I | 3.0 | 3.3 | 3.45 |
| DIFF_SSTL3_II | 3.0 | 3.3 | 3.45 |
| DIFF_SSTL2_I | 2.3 | 2.5 | 2.7 |
| DIFF_SSTL2_II | 2.3 | 2.5 | 2.7 |
| DIFF_SSTL18_I | 1.7 | 1.8 | 1.9 |
| DIFF_SSTL18_II | 1.7 | 1.8 | 1.9 |
| DIFF_SSTL15_II | 1.425 | 1.5 | 1.575 |

Notes:

1. LVPECL_33 and TMDS_33 inputs require V_{CCAUX} = 3.3V nominal.

Table 10: Differential I/O Standard DC Input and Output Levels

| I/O Standard | V _{ID} | | V _{ICM} | | V _{OD} | | V _{OCM} | | V _{OH} | V _{OL} |
|-----------------------------|-----------------|---------|------------------|---------------------|-----------------|---------|------------------------------|--------------------------|------------------------|------------------------|
| | mV, Min | mV, Max | V, Min | V, Max | mV, Min | mV, Max | V, Min | V, Max | V, Min | V, Max |
| LVDS_33 ⁽²⁾⁽³⁾ | 100 | 600 | 0.3 | 2.35 | 247 | 454 | 1.125 | 1.375 | — | — |
| LVDS_25 ⁽²⁾⁽³⁾ | 100 | 600 | 0.3 | 2.35 | 247 | 454 | 1.125 | 1.375 | — | — |
| BLVDS_25 ⁽²⁾⁽³⁾ | 100 | — | 0.3 | 2.35 | 240 | 460 | Typical 50% V _{CCO} | | — | — |
| MINI_LVDS_33 | 200 | 600 | 0.3 | 1.95 | 300 | 600 | 1.0 | 1.4 | — | — |
| MINI_LVDS_25 | 200 | 600 | 0.3 | 1.95 | 300 | 600 | 1.0 | 1.4 | — | — |
| LVPECL_33 ⁽²⁾⁽³⁾ | 100 | 1000 | 0.3 | 2.8 ⁽¹⁾ | Inputs only | | | | | |
| LVPECL_25 ⁽²⁾⁽³⁾ | 100 | 1000 | 0.3 | 1.95 | Inputs only | | | | | |
| RSDS_33 ⁽²⁾⁽³⁾ | 100 | — | 0.3 | 1.5 | 100 | 400 | 1.0 | 1.4 | — | — |
| RSDS_25 ⁽²⁾⁽³⁾ | 100 | — | 0.3 | 1.5 | 100 | 400 | 1.0 | 1.4 | — | — |
| TMDS_33 | 150 | 1200 | 2.7 | 3.23 ⁽¹⁾ | 400 | 800 | V _{CCO} – 0.405 | V _{CCO} – 0.190 | — | — |
| PPDS_33 ⁽²⁾⁽³⁾ | 100 | 400 | 0.2 | 2.3 | 100 | 400 | 0.5 | 1.4 | — | — |
| PPDS_25 ⁽²⁾⁽³⁾ | 100 | 400 | 0.2 | 2.3 | 100 | 400 | 0.5 | 1.4 | — | — |
| DISPLAY_PORT | 190 | 1260 | 0.3 | 2.35 | — | — | Typical 50% V _{CCO} | | — | — |
| DIFF_MOBILE_DDR | 100 | — | 0.78 | 1.02 | — | — | — | — | 90% V _{CCO} | 10% V _{CCO} |
| DIFF_HSTL_I | 100 | — | 0.68 | 0.9 | — | — | — | — | V _{CCO} – 0.4 | 0.4 |
| DIFF_HSTL_II | 100 | — | 0.68 | 0.9 | — | — | — | — | V _{CCO} – 0.4 | 0.4 |
| DIFF_HSTL_III | 100 | — | 0.68 | 0.9 | — | — | — | — | V _{CCO} – 0.4 | 0.4 |
| DIFF_HSTL_I_18 | 100 | — | 0.8 | 1.1 | — | — | — | — | V _{CCO} – 0.4 | 0.4 |
| DIFF_HSTL_II_18 | 100 | — | 0.8 | 1.1 | — | — | — | — | V _{CCO} – 0.4 | 0.4 |
| DIFF_HSTL_III_18 | 100 | — | 0.8 | 1.1 | — | — | — | — | V _{CCO} – 0.4 | 0.4 |
| DIFF_SSTL3_I | 100 | — | 1.0 | 1.9 | — | — | — | — | V _{TT} + 0.6 | V _{TT} – 0.6 |
| DIFF_SSTL3_II | 100 | — | 1.0 | 1.9 | — | — | — | — | V _{TT} + 0.8 | V _{TT} – 0.8 |
| DIFF_SSTL2_I | 100 | — | 1.0 | 1.5 | — | — | — | — | V _{TT} + 0.61 | V _{TT} – 0.61 |
| DIFF_SSTL2_II | 100 | — | 1.0 | 1.5 | — | — | — | — | V _{TT} + 0.81 | V _{TT} – 0.81 |
| DIFF_SSTL18_I | 100 | — | 0.7 | 1.1 | — | — | — | — | V _{TT} + 0.47 | V _{TT} – 0.47 |
| DIFF_SSTL18_II | 100 | — | 0.7 | 1.1 | — | — | — | — | V _{TT} + 0.6 | V _{TT} – 0.6 |
| DIFF_SSTL15_II | 100 | — | 0.55 | 0.95 | — | — | — | — | V _{TT} + 0.4 | V _{TT} – 0.4 |

Notes:

1. LVPECL_33 and TMDS_33 maximum V_{ICM} is the lower of V (maximum) or V_{CCAUX} – (V_{ID}/2)
2. When V_{CCAUX} = 3.3V, the DCD can be higher than 5% for V_{ICM} < 0.7V when using these I/O standards: LVDS_25, LVDS_33, BLVDS_25, LVPECL_25, LVPECL_33, RSDS_25, RSDS_33, PPDS_25, and PPDS_33.
3. The -1L devices require V_{CCAUX} = 2.5V when using the LVDS_25, LVDS_33, BLVDS_25, LVPECL_25, RSDS_25, RSDS_33, PPDS_25, and PPDS_33 I/O standards on inputs. LVPECL_33 is not supported in the -1L devices.

Table 14: GTP Transceiver Current Supply (per Lane)

| Symbol | Description | Typ ⁽¹⁾ | Max | Units |
|------------------|---|-----------------------------|--------|----------|
| $I_{MGTAVCC}$ | GTP transceiver internal analog supply current | 40.4 | Note 2 | mA |
| $I_{MGTAVTTX}$ | GTP transmitter termination supply current | 27.4 | | mA |
| $I_{MGTAVTRX}$ | GTP receiver termination supply current | 13.6 | | mA |
| $I_{MGTAVCCPLL}$ | GTP transmitter and receiver PLL supply current | 28.7 | | mA |
| $R_{MGTRREF}$ | Precision reference resistor for internal calibration termination | $50.0 \pm 1\%$ tolerance | | Ω |

Notes:

1. Typical values are specified at nominal voltage, 25°C, with a 2.5 Gb/s line rate, with a shared PLL use mode.
2. Values for currents of other transceiver configurations and conditions can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

Table 15: GTP Transceiver Quiescent Supply Current (per Lane)⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

| Symbol | Description | Typ ⁽⁵⁾ | Max | Units |
|------------------|-------------------------------------|--------------------|--------|-------|
| $I_{MGTAVCCQ}$ | Quiescent MGTAVCC supply current | 1.7 | Note 2 | mA |
| $I_{MGTAVTTXQ}$ | Quiescent MGTAVTTX supply current | 0.1 | | mA |
| $I_{MGTAVTRXQ}$ | Quiescent MGTAVTRX supply current | 1.2 | | mA |
| $I_{MGTAVCCPLQ}$ | Quiescent MGTAVCCPLL supply current | 1.0 | | mA |

Notes:

1. Device powered and unconfigured.
2. Currents for conditions other than values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.
3. GTP transceiver quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTP transceivers.
4. Does not include power-up MGTAVTTRCAL supply current during device configuration.
5. Typical values are specified at nominal voltage, 25°C.

GTP Transceiver DC Input and Output Levels

Table 16 summarizes the DC output specifications of the GTP transceivers in Spartan-6 FPGAs. Figure 1 shows the single-ended output voltage swing. Figure 2 shows the peak-to-peak differential output voltage.

Consult [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) for further details.

Table 16: GTP Transceiver DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|----------------------|---|--|----------------------------------|------------------|-----------|-------|
| DV _{PPIN} | Differential peak-to-peak input voltage | External AC coupled | 140 | — | 2000 | mV |
| V _{IN} | Absolute input voltage | DC coupled MGTAVTTRX = 1.2V | -400 | — | MGTAVTTRX | mV |
| V _{CMIN} | Common mode input voltage | DC coupled MGTAVTTRX = 1.2V | — | 3/4 MGTAVTTRX | — | mV |
| DV _{PPOUT} | Differential peak-to-peak output voltage ⁽¹⁾ | Transmitter output swing is set to maximum setting | — | — | 1000 | mV |
| V _{SEOUT} | Single-ended output voltage ⁽¹⁾ | — | — | — | 500 | mV |
| V _{CMOUTDC} | Common mode output voltage | Equation based | MGTAVTTX - V _{SEOUT} /2 | | | mV |
| R _{IN} | Differential input resistance | — | 80 | 100 | 130 | Ω |
| R _{OUT} | Differential output resistance | — | 80 | 100 | 130 | Ω |
| T _{OSKEW} | Transmitter output skew | — | — | — | 15 | ps |
| C _{EXT} | Recommended external AC coupling capacitor ⁽²⁾ | — | 75 | 100 | 200 | nF |

Notes:

- The output swing and preemphasis levels are programmable using the attributes discussed in [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) and can result in values lower than reported in this table.
- Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

Table 17 summarizes the DC specifications of the clock input of the GTP transceiver. Consult [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) for further details.

Table 17: GTP Transceiver Clock DC Input Level Specification

| Symbol | DC Parameter | Min | Typ | Max | Units |
|-------------|---|-----|-----|------|----------|
| V_{IDIFF} | Differential peak-to-peak input voltage | 200 | 800 | 2000 | mV |
| R_{IN} | Differential input resistance | 80 | 100 | 120 | Ω |
| C_{EXT} | Required external AC coupling capacitor | — | 100 | — | nF |

GTP Transceiver Switching Characteristics

Consult [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) for further information.

Table 18: GTP Transceiver Performance

| Symbol | Description | Speed Grade | | | | Units |
|-----------------|---|--------------|--------------|--------------|-----|-------|
| | | -3 | -3N | -2 | -1L | |
| F_{GTPMAX} | Maximum GTP transceiver data rate | 3.2 | 3.2 | 2.7 | N/A | Gb/s |
| $F_{GTPRANGE1}$ | GTP transceiver data rate range when $PLL_TXDIVSEL_OUT = 1$ | 1.88 to 3.2 | 1.88 to 3.2 | 1.88 to 2.7 | N/A | Gb/s |
| $F_{GTPRANGE2}$ | GTP transceiver data rate range when $PLL_TXDIVSEL_OUT = 2$ | 0.94 to 1.62 | 0.94 to 1.62 | 0.94 to 1.62 | N/A | Gb/s |
| $F_{GTPRANGE3}$ | GTP transceiver data rate range when $PLL_TXDIVSEL_OUT = 4$ | 0.6 to 0.81 | 0.6 to 0.81 | 0.6 to 0.81 | N/A | Gb/s |
| $F_{GPLLMAX}$ | Maximum PLL frequency | 1.62 | 1.62 | 1.62 | N/A | GHz |
| $F_{GPLLMIN}$ | Minimum PLL frequency | 0.94 | 0.94 | 0.94 | N/A | GHz |

Table 19: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|-----------------|--|-------------|-----|-----|-----|-------|
| | | -3 | -3N | -2 | -1L | |
| $F_{GTPDRPCLK}$ | GTP transceiver DCLK (DRP clock) maximum frequency | 125 | 125 | 100 | N/A | MHz |

Table 20: GTP Transceiver Reference Clock Switching Characteristics

| Symbol | Description | Conditions | All LXT Speed Grades | | | Units |
|-------------|---|--|----------------------|-----|-----|---------|
| | | | Min | Typ | Max | |
| F_{GCLK} | Reference clock frequency range | | 60 | — | 160 | MHz |
| T_{RCLK} | Reference clock rise time | 20% – 80% | — | 200 | — | ps |
| T_{FCLK} | Reference clock fall time | 80% – 20% | — | 200 | — | ps |
| T_{DCREF} | Reference clock duty cycle | Transceiver PLL only | 45 | 50 | 55 | % |
| T_{LOCK} | Clock recovery frequency acquisition time | Initial PLL lock | — | — | 1 | ms |
| T_{PHASE} | Clock recovery phase acquisition time | Lock to data after PLL has locked to the reference clock | — | — | 200 | μ s |




Figure 3: Reference Clock Timing Parameters

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)

| I/O Standard | T _{IOPI} | | | | T _{IOOP} | | | | T _{IOTP} | | | | Units | |
|--------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|--|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | | |
| | -3 | -3N | -2 | -1L ⁽¹⁾ | -3 | -3N | -2 | -1L ⁽¹⁾ | -3 | -3N | -2 | -1L ⁽¹⁾ | | |
| LVTTL, QUIETIO, 2 mA | 1.35 | 1.47 | 1.60 | 1.82 | 5.39 | 5.53 | 5.73 | 6.37 | 5.39 | 5.53 | 5.73 | 6.37 | ns | |
| LVTTL, QUIETIO, 4 mA | 1.35 | 1.47 | 1.60 | 1.82 | 4.29 | 4.43 | 4.63 | 5.22 | 4.29 | 4.43 | 4.63 | 5.22 | ns | |
| LVTTL, QUIETIO, 6 mA | 1.35 | 1.47 | 1.60 | 1.82 | 3.75 | 3.89 | 4.09 | 4.69 | 3.75 | 3.89 | 4.09 | 4.69 | ns | |
| LVTTL, QUIETIO, 8 mA | 1.35 | 1.47 | 1.60 | 1.82 | 3.23 | 3.37 | 3.57 | 4.20 | 3.23 | 3.37 | 3.57 | 4.20 | ns | |
| LVTTL, QUIETIO, 12 mA | 1.35 | 1.47 | 1.60 | 1.82 | 3.28 | 3.42 | 3.62 | 4.22 | 3.28 | 3.42 | 3.62 | 4.22 | ns | |
| LVTTL, QUIETIO, 16 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.94 | 3.08 | 3.28 | 3.92 | 2.94 | 3.08 | 3.28 | 3.92 | ns | |
| LVTTL, QUIETIO, 24 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.69 | 2.83 | 3.03 | 3.67 | 2.69 | 2.83 | 3.03 | 3.67 | ns | |
| LVTTL, Slow, 2 mA | 1.35 | 1.47 | 1.60 | 1.82 | 4.36 | 4.50 | 4.70 | 5.30 | 4.36 | 4.50 | 4.70 | 5.30 | ns | |
| LVTTL, Slow, 4 mA | 1.35 | 1.47 | 1.60 | 1.82 | 3.17 | 3.31 | 3.51 | 4.16 | 3.17 | 3.31 | 3.51 | 4.16 | ns | |
| LVTTL, Slow, 6 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.76 | 2.90 | 3.10 | 3.75 | 2.76 | 2.90 | 3.10 | 3.75 | ns | |
| LVTTL, Slow, 8 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.59 | 2.73 | 2.93 | 3.55 | 2.59 | 2.73 | 2.93 | 3.55 | ns | |
| LVTTL, Slow, 12 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.58 | 2.72 | 2.92 | 3.54 | 2.58 | 2.72 | 2.92 | 3.54 | ns | |
| LVTTL, Slow, 16 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.39 | 2.53 | 2.73 | 3.40 | 2.39 | 2.53 | 2.73 | 3.40 | ns | |
| LVTTL, Slow, 24 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.28 | 2.42 | 2.62 | 3.24 | 2.28 | 2.42 | 2.62 | 3.24 | ns | |
| LVTTL, Fast, 2 mA | 1.35 | 1.47 | 1.60 | 1.82 | 3.78 | 3.92 | 4.12 | 4.74 | 3.78 | 3.92 | 4.12 | 4.74 | ns | |
| LVTTL, Fast, 4 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.49 | 2.63 | 2.83 | 3.45 | 2.49 | 2.63 | 2.83 | 3.45 | ns | |
| LVTTL, Fast, 6 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.44 | 2.58 | 2.78 | 3.40 | 2.44 | 2.58 | 2.78 | 3.40 | ns | |
| LVTTL, Fast, 8 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.32 | 2.46 | 2.66 | 3.28 | 2.32 | 2.46 | 2.66 | 3.28 | ns | |
| LVTTL, Fast, 12 mA | 1.35 | 1.47 | 1.60 | 1.82 | 1.83 | 1.97 | 2.17 | 2.79 | 1.83 | 1.97 | 2.17 | 2.79 | ns | |
| LVTTL, Fast, 16 mA | 1.35 | 1.47 | 1.60 | 1.82 | 1.83 | 1.97 | 2.17 | 2.79 | 1.83 | 1.97 | 2.17 | 2.79 | ns | |
| LVTTL, Fast, 24 mA | 1.35 | 1.47 | 1.60 | 1.82 | 1.83 | 1.97 | 2.17 | 2.79 | 1.83 | 1.97 | 2.17 | 2.79 | ns | |
| LVCMOS33, QUIETIO, 2 mA | 1.34 | 1.46 | 1.59 | 1.82 | 5.40 | 5.54 | 5.74 | 6.37 | 5.40 | 5.54 | 5.74 | 6.37 | ns | |
| LVCMOS33, QUIETIO, 4 mA | 1.34 | 1.46 | 1.59 | 1.82 | 4.03 | 4.17 | 4.37 | 5.01 | 4.03 | 4.17 | 4.37 | 5.01 | ns | |
| LVCMOS33, QUIETIO, 6 mA | 1.34 | 1.46 | 1.59 | 1.82 | 3.51 | 3.65 | 3.85 | 4.47 | 3.51 | 3.65 | 3.85 | 4.47 | ns | |
| LVCMOS33, QUIETIO, 8 mA | 1.34 | 1.46 | 1.59 | 1.82 | 3.37 | 3.51 | 3.71 | 4.33 | 3.37 | 3.51 | 3.71 | 4.33 | ns | |
| LVCMOS33, QUIETIO, 12 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.94 | 3.08 | 3.28 | 3.93 | 2.94 | 3.08 | 3.28 | 3.93 | ns | |
| LVCMOS33, QUIETIO, 16 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.77 | 2.91 | 3.11 | 3.78 | 2.77 | 2.91 | 3.11 | 3.78 | ns | |
| LVCMOS33, QUIETIO, 24 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.59 | 2.73 | 2.93 | 3.58 | 2.59 | 2.73 | 2.93 | 3.58 | ns | |
| LVCMOS33, Slow, 2 mA | 1.34 | 1.46 | 1.59 | 1.82 | 4.37 | 4.51 | 4.71 | 5.28 | 4.37 | 4.51 | 4.71 | 5.28 | ns | |
| LVCMOS33, Slow, 4 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.98 | 3.12 | 3.32 | 3.94 | 2.98 | 3.12 | 3.32 | 3.94 | ns | |
| LVCMOS33, Slow, 6 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.58 | 2.72 | 2.92 | 3.61 | 2.58 | 2.72 | 2.92 | 3.61 | ns | |
| LVCMOS33, Slow, 8 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.65 | 2.79 | 2.99 | 3.61 | 2.65 | 2.79 | 2.99 | 3.61 | ns | |
| LVCMOS33, Slow, 12 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.39 | 2.53 | 2.73 | 3.31 | 2.39 | 2.53 | 2.73 | 3.31 | ns | |
| LVCMOS33, Slow, 16 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.31 | 2.45 | 2.65 | 3.27 | 2.31 | 2.45 | 2.65 | 3.27 | ns | |
| LVCMOS33, Slow, 24 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.28 | 2.42 | 2.62 | 3.24 | 2.28 | 2.42 | 2.62 | 3.24 | ns | |
| LVCMOS33, Fast, 2 mA | 1.34 | 1.46 | 1.59 | 1.82 | 3.76 | 3.90 | 4.10 | 4.70 | 3.76 | 3.90 | 4.10 | 4.70 | ns | |
| LVCMOS33, Fast, 4 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.48 | 2.62 | 2.82 | 3.44 | 2.48 | 2.62 | 2.82 | 3.44 | ns | |
| LVCMOS33, Fast, 6 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.32 | 2.46 | 2.66 | 3.28 | 2.32 | 2.46 | 2.66 | 3.28 | ns | |

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)

| I/O Standard | T _{IOP1} | | | | T _{IOP0} | | | | T _{IOTP} | | | | Units | |
|--------------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|--|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | | |
| | -3 | -3N | -2 | -1L ⁽¹⁾ | -3 | -3N | -2 | -1L ⁽¹⁾ | -3 | -3N | -2 | -1L ⁽¹⁾ | | |
| LVCMOS12, Fast, 2 mA | 0.91 | 1.03 | 1.16 | 1.51 | 3.46 | 3.60 | 3.80 | 4.44 | 3.46 | 3.60 | 3.80 | 4.44 | ns | |
| LVCMOS12, Fast, 4 mA | 0.91 | 1.03 | 1.16 | 1.51 | 2.35 | 2.49 | 2.69 | 3.30 | 2.35 | 2.49 | 2.69 | 3.30 | ns | |
| LVCMOS12, Fast, 6 mA | 0.91 | 1.03 | 1.16 | 1.51 | 1.79 | 1.93 | 2.13 | 2.75 | 1.79 | 1.93 | 2.13 | 2.75 | ns | |
| LVCMOS12, Fast, 8 mA | 0.91 | 1.03 | 1.16 | 1.51 | 1.68 | 1.82 | 2.02 | 2.64 | 1.68 | 1.82 | 2.02 | 2.64 | ns | |
| LVCMOS12, Fast, 12 mA | 0.91 | 1.03 | 1.16 | 1.51 | 1.66 | 1.80 | 2.00 | 2.62 | 1.66 | 1.80 | 2.00 | 2.62 | ns | |
| LVCMOS12_JEDEC, QUIETIO, 2 mA | 1.50 | 1.62 | 1.75 | 1.88 | 6.39 | 6.53 | 6.73 | 7.31 | 6.39 | 6.53 | 6.73 | 7.31 | ns | |
| LVCMOS12_JEDEC, QUIETIO, 4 mA | 1.50 | 1.62 | 1.75 | 1.88 | 4.98 | 5.12 | 5.32 | 5.88 | 4.98 | 5.12 | 5.32 | 5.88 | ns | |
| LVCMOS12_JEDEC, QUIETIO, 6 mA | 1.50 | 1.62 | 1.75 | 1.88 | 4.67 | 4.81 | 5.01 | 5.54 | 4.67 | 4.81 | 5.01 | 5.54 | ns | |
| LVCMOS12_JEDEC, QUIETIO, 8 mA | 1.50 | 1.62 | 1.75 | 1.88 | 4.23 | 4.37 | 4.57 | 5.22 | 4.23 | 4.37 | 4.57 | 5.22 | ns | |
| LVCMOS12_JEDEC, QUIETIO, 12 mA | 1.50 | 1.62 | 1.75 | 1.88 | 3.99 | 4.13 | 4.33 | 4.94 | 3.99 | 4.13 | 4.33 | 4.94 | ns | |
| LVCMOS12_JEDEC, Slow, 2 mA | 1.50 | 1.62 | 1.75 | 1.88 | 5.00 | 5.14 | 5.34 | 5.90 | 5.00 | 5.14 | 5.34 | 5.90 | ns | |
| LVCMOS12_JEDEC, Slow, 4 mA | 1.50 | 1.62 | 1.75 | 1.88 | 2.85 | 2.99 | 3.19 | 3.80 | 2.85 | 2.99 | 3.19 | 3.80 | ns | |
| LVCMOS12_JEDEC, Slow, 6 mA | 1.50 | 1.62 | 1.75 | 1.88 | 2.76 | 2.90 | 3.10 | 3.72 | 2.76 | 2.90 | 3.10 | 3.72 | ns | |
| LVCMOS12_JEDEC, Slow, 8 mA | 1.50 | 1.62 | 1.75 | 1.88 | 2.35 | 2.49 | 2.69 | 3.30 | 2.35 | 2.49 | 2.69 | 3.30 | ns | |
| LVCMOS12_JEDEC, Slow, 12 mA | 1.50 | 1.62 | 1.75 | 1.88 | 2.09 | 2.23 | 2.43 | 3.05 | 2.09 | 2.23 | 2.43 | 3.05 | ns | |
| LVCMOS12_JEDEC, Fast, 2 mA | 1.50 | 1.62 | 1.75 | 1.88 | 3.46 | 3.60 | 3.80 | 4.42 | 3.46 | 3.60 | 3.80 | 4.42 | ns | |
| LVCMOS12_JEDEC, Fast, 4 mA | 1.50 | 1.62 | 1.75 | 1.88 | 2.35 | 2.49 | 2.69 | 3.31 | 2.35 | 2.49 | 2.69 | 3.31 | ns | |
| LVCMOS12_JEDEC, Fast, 6 mA | 1.50 | 1.62 | 1.75 | 1.88 | 1.79 | 1.93 | 2.13 | 2.76 | 1.79 | 1.93 | 2.13 | 2.76 | ns | |
| LVCMOS12_JEDEC, Fast, 8 mA | 1.50 | 1.62 | 1.75 | 1.88 | 1.69 | 1.83 | 2.03 | 2.65 | 1.69 | 1.83 | 2.03 | 2.65 | ns | |
| LVCMOS12_JEDEC, Fast, 12 mA | 1.50 | 1.62 | 1.75 | 1.88 | 1.66 | 1.80 | 2.00 | 2.62 | 1.66 | 1.80 | 2.00 | 2.62 | ns | |

Notes:

1. The -1L values listed in this table are also applicable to the Spartan-6Q devices.
2. Devices with a -1L speed grade do not support Xilinx PCI IP.

Table 32: Output Delay Measurement Methodology (Cont'd)

| Description | I/O Standard Attribute | R _{REF} (Ω) | C _{REF} ⁽¹⁾ (pF) | V _{MEAS} (V) | V _{REF} (V) |
|--|----------------------------|----------------------|--------------------------------------|-----------------------|----------------------|
| SSTL, Class II, 2.5V | SSTL2_II | 25 | 0 | V _{REF} | 1.25 |
| SSTL, Class II, 1.5V | SSTL15_II | 25 | 0 | V _{REF} | 0.75 |
| LVDS (Low-Voltage Differential Signaling), 2.5V & 3.3V | LVDS_25, LVDS_33 | 100 | 0 | 0 ⁽³⁾ | — |
| BLVDS (Bus LVDS), 2.5V | BLVDS_25 | Note 4 | 0 | 0 ⁽³⁾ | — |
| Mini-LVDS, 2.5V & 3.3V | MINI_LVDS_25, MINI_LVDS_33 | 100 | 0 | 0 ⁽³⁾ | — |
| RSDS (Reduced Swing Differential Signaling), 2.5V & 3.3V | RSDS_25, RSDS_33 | 100 | 0 | 0 ⁽³⁾ | — |
| TMDS (Transition Minimized Differential Signaling), 3.3V | TMDS_33 | Note 5 | 0 | 0 ⁽³⁾ | — |
| PPDS (Point-to-Point Differential Signaling, 2.5V & 3.3V | PPDS_25, PPDS_33 | 100 | 0 | 0 ⁽³⁾ | — |

Notes:

1. C_{REF} is the capacitance of the probe, nominally 0 pF.
2. Per PCI specifications.
3. The value given is the differential output voltage.
4. See the *BLVDS Output Termination* section in [UG381, Spartan-6 FPGA SelectIO Resources User Guide](#).
5. See the *TMDS_33 Termination* section in [UG381, Spartan-6 FPGA SelectIO Resources User Guide](#).

Simultaneously Switching Outputs

Due to package electrical parasitics, a given package supports a limited number of simultaneous switching outputs (SSOs) when using fast, high-drive outputs. [Table 33](#) and [Table 34](#) provide guidelines for the recommended maximum allowable number of SSOs. These guidelines describe the maximum number of user I/O pins of an output signal standard that should simultaneously switch in the same direction, while maintaining a safe level of switching noise for that particular signal standard. Meeting these guidelines for the stated test conditions ensures that the FPGA operates free from the adverse effects of GND and power bounce.

For each device/package combination, [Table 33](#) provides the number of equivalent V_{CCO}/GND pairs per bank. For each output signal standard and drive strength, [Table 34](#) recommends the maximum number of SSOs, switching in the same direction, allowed per V_{CCO}/GND pair within an I/O bank. The guidelines are categorized by package style, slew rate, and output drive current. The number of SSOs are also specified by I/O bank. Multiply the appropriate numbers from each table to calculate the maximum number of SSOs allowed within an I/O bank. The guidelines assume that all pins within a bank use the same I/O standard. Exceeding these SSO guidelines can result in increased power or GND bounce, degraded signal integrity, or increased system jitter. For a given I/O standard, if the SSO limit per pair in [Table 34](#) is greater than the maximum I/O per pair in [Table 33](#), then there is no SSO limit for the exclusive use of that I/O standard.

The recommended maximum SSO values assume that the FPGA is soldered on a printed circuit board and that the board uses sound design practices. Due to the additional inductance introduced by the socket, the SSO values do not apply for FPGAs mounted in sockets. The SSO values assume that the V_{CCAUX} is powered at 3.3V. Setting V_{CCAUX} to 2.5V provides better SSO characteristics. For more detail, see [UG381: Spartan-6 FPGA SelectIO Resources User Guide](#).

Table 33: Spartan-6 FPGA V_{CCO}/GND Pairs per Bank

| Package | Devices | Description | Bank 0 | Bank 1 | Bank 2 | Bank 3 | Bank 4 | Bank 5 |
|----------|--------------------|-----------------------------|--------|--------|--------|--------|--------|--------|
| TQG144 | LX | V _{CCO} /GND Pairs | 3 | 3 | 2 | 3 | N/A | N/A |
| | | Maximum I/O per Pair | 8 | 8 | 13 | 8 | N/A | N/A |
| CPG196 | LX | V _{CCO} /GND Pairs | 4 | 6 | 4 | 6 | N/A | N/A |
| | | Maximum I/O per Pair | 6 | 4 | 7 | 4 | N/A | N/A |
| CSG225 | LX | V _{CCO} /GND Pairs | 4 | 4 | 4 | 4 | N/A | N/A |
| | | Maximum I/O per Pair | 10 | 10 | 9 | 10 | N/A | N/A |
| FT(G)256 | LX | V _{CCO} /GND Pairs | 5 | 6 | 4 | 5 | N/A | N/A |
| | | Maximum I/O per Pair | 8 | 9 | 9 | 10 | N/A | N/A |
| CSG324 | LX | V _{CCO} /GND Pairs | 6 | 6 | 6 | 6 | N/A | N/A |
| | | Maximum I/O per Pair | 10 | 9 | 10 | 9 | N/A | N/A |
| | LXT | V _{CCO} /GND Pairs | 4 | 6 | 6 | 6 | N/A | N/A |
| | | Maximum I/O per Pair | 4 | 9 | 10 | 9 | N/A | N/A |
| CS(G)484 | LX | V _{CCO} /GND Pairs | 8 | 13 | 8 | 13 | N/A | N/A |
| | | Maximum I/O per Pair | 7 | 8 | 7 | 8 | N/A | N/A |
| | LXT | V _{CCO} /GND Pairs | 7 | 12 | 8 | 13 | N/A | N/A |
| | | Maximum I/O per Pair | 5 | 8 | 6 | 8 | N/A | N/A |
| FG(G)484 | LX | V _{CCO} /GND Pairs | 10 | 10 | 11 | 11 | N/A | N/A |
| | | Maximum I/O per Pair | 6 | 8 | 9 | 8 | N/A | N/A |
| | LXT | V _{CCO} /GND Pairs | 6 | 10 | 11 | 10 | N/A | N/A |
| | | Maximum I/O per Pair | 7 | 8 | 7 | 8 | N/A | N/A |
| FG(G)676 | LX45 | V _{CCO} /GND Pairs | 12 | 15 | 10 | 16 | N/A | N/A |
| | | Maximum I/O per Pair | 3 | 7 | 8 | 7 | N/A | N/A |
| | LX75, LX100, LX150 | V _{CCO} /GND Pairs | 12 | 9 | 10 | 10 | 6 | 6 |
| | | Maximum I/O per Pair | 9 | 10 | 9 | 9 | 8 | 9 |
| FG(G)900 | LXT | V _{CCO} /GND Pairs | 10 | 8 | 10 | 8 | 7 | 7 |
| | | Maximum I/O per Pair | 8 | 7 | 8 | 8 | 7 | 7 |
| | LX | V _{CCO} /GND Pairs | 17 | 14 | 17 | 14 | 7 | 8 |
| | | Maximum I/O per Pair | 7 | 6 | 7 | 8 | 7 | 6 |
| | LXT | V _{CCO} /GND Pairs | 15 | 14 | 13 | 14 | 7 | 8 |
| | | Maximum I/O per Pair | 7 | 6 | 8 | 8 | 7 | 6 |

Table 34: SSO Limit per V_{CCO}/GND Pair

| V _{CCO} | I/O Standard | Drive | Slew | SSO Limit per V _{CCO} /GND Pair | | | |
|------------------|--------------------------|-------|---------|--|----------|---|--------------|
| | | | | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 | | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 | |
| | | | | Bank 0/2 | Bank 1/3 | Bank 0/2 | Bank 1/3/4/5 |
| 1.2V | LVCMOS12, LVCMOS12_JEDEC | 2 | Fast | 30 ⁽¹⁾ | 35 | 30 | 35 |
| | | | Slow | 51 | 55 | 51 | 52 |
| | | | QuietIO | 71 | 58 | 71 | 70 |
| | | 4 | Fast | 17 | 17 | 17 | 19 |
| | | | Slow | 23 | 25 | 23 | 22 |
| | | | QuietIO | 35 | 32 | 35 | 32 |
| | | 6 | Fast | 13 | 15 | 13 | 14 |
| | | | Slow | 19 | 20 | 19 | 17 |
| | | | QuietIO | 26 | 24 | 26 | 24 |
| | | 8 | Fast | N/A | 12 | N/A | 12 |
| | | | Slow | N/A | 15 | N/A | 13 |
| | | | QuietIO | N/A | 20 | N/A | 19 |
| | | 12 | Fast | N/A | 5 | N/A | 4 |
| | | | Slow | N/A | 8 | N/A | 5 |
| | | | QuietIO | N/A | 11 | N/A | 10 |

Table 54: Switching Characteristics for the Delay-Locked Loop (DLL)⁽¹⁾

| Symbol | Description | Speed Grade | | | | | | | | Units | |
|--|---|---|------|--------|------|--------|------|---------------------------------------|------|-------|--|
| | | -3 | | -3N | | -2 | | -1L | | | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Output Frequency Ranges | | | | | | | | | | | |
| CLKOUT_FREQ_CLK0 | Frequency for the CLK0 and CLK180 outputs. | 5 | 280 | 5 | 280 | 5 | 250 | 5 | 175 | MHz | |
| CLKOUT_FREQ_CLK90 | Frequency for the CLK90 and CLK270 outputs. | 5 | 200 | 5 | 200 | 5 | 200 | 5 | 175 | MHz | |
| CLKOUT_FREQ_2X | Frequency for the CLK2X and CLK2X180 outputs. | 10 | 375 | 10 | 375 | 10 | 334 | 10 | 250 | MHz | |
| CLKOUT_FREQ_DV | Frequency for the CLKDV output. | 0.3125 | 186 | 0.3125 | 186 | 0.3125 | 166 | 0.3125 | 88.6 | MHz | |
| Output Clock Jitter⁽²⁾⁽³⁾⁽⁴⁾ | | | | | | | | | | | |
| CLKOUT_PER_JITT_0 | Period jitter at the CLK0 output. | – | ±100 | – | ±100 | – | ±100 | – | ±100 | ps | |
| CLKOUT_PER_JITT_90 | Period jitter at the CLK90 output. | – | ±150 | – | ±150 | – | ±150 | – | ±150 | ps | |
| CLKOUT_PER_JITT_180 | Period jitter at the CLK180 output. | – | ±150 | – | ±150 | – | ±150 | – | ±150 | ps | |
| CLKOUT_PER_JITT_270 | Period jitter at the CLK270 output. | – | ±150 | – | ±150 | – | ±150 | – | ±150 | ps | |
| CLKOUT_PER_JITT_2X | Period jitter at the CLK2X and CLK2X180 outputs. | Maximum = ±[0.5% of CLKIN period + 100] | | | | | | | ps | | |
| CLKOUT_PER_JITT_DV1 | Period jitter at the CLKDV output when performing integer division. | – | ±150 | – | ±150 | – | ±150 | – | ±150 | ps | |
| CLKOUT_PER_JITT_DV2 | Period jitter at the CLKDV output when performing non-integer division. | Maximum = ±[0.5% of CLKIN period + 100] | | | | | | | ps | | |
| Duty Cycle⁽⁴⁾ | | | | | | | | | | | |
| CLKOUT_DUTY_CYCLE_DLL | Duty cycle variation for the CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV outputs, including the BUFGMUX and clock tree duty-cycle distortion. | Typical = ±[1% of CLKIN period + 350] | | | | | | | ps | | |
| Phase Alignment⁽⁴⁾ | | | | | | | | | | | |
| CLKIN_CLKFB_PHASE | Phase offset between the CLKIN and CLKFB inputs (CLK_FEEDBACK = 1X). | – | ±150 | – | ±150 | – | ±150 | – | ±250 | ps | |
| | Phase offset between the CLKIN and CLKFB inputs (CLK_FEEDBACK = 2X). ⁽⁶⁾ | – | ±250 | – | ±250 | – | ±250 | – | ±350 | | |
| CLKOUT_PHASE_DLL | Phase offset between DLL outputs for CLK0 to CLK2X (not CLK2X180). | Maximum = ±[1% of CLKIN period + 100] | | | | | | | ps | | |
| | Phase offset between DLL outputs for all others. | Maximum = ±[1% of CLKIN period + 150] | | | | | | Maximum = ±[1% of CLKIN period + 200] | | ps | |

Table 68: Global Clock Input to Output Delay With DCM and PLL in System-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|---|------------|-------------|------|------|------|-------|
| | | | -3 | -3N | -2 | -1L | |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> DCM in System-Synchronous Mode and PLL in DCM2PLL Mode. | | | | | | | |
| $T_{ICKOFDCM_PLL}$ | Global Clock and OUTFF with DCM and PLL | XC6SLX4 | 4.78 | N/A | 6.32 | 7.09 | ns |
| | | XC6SLX9 | 4.78 | 5.24 | 6.32 | 7.09 | ns |
| | | XC6SLX16 | 4.70 | 5.12 | 5.94 | 6.63 | ns |
| | | XC6SLX25 | 4.70 | 5.09 | 5.92 | 7.30 | ns |
| | | XC6SLX25T | 4.70 | 5.09 | 5.92 | N/A | ns |
| | | XC6SLX45 | 4.63 | 4.98 | 5.83 | 7.26 | ns |
| | | XC6SLX45T | 4.63 | 4.98 | 5.83 | N/A | ns |
| | | XC6SLX75 | 4.68 | 5.04 | 5.88 | 6.90 | ns |
| | | XC6SLX75T | 4.68 | 5.04 | 5.88 | N/A | ns |
| | | XC6SLX100 | 4.72 | 5.07 | 5.92 | 7.77 | ns |
| | | XC6SLX100T | 4.76 | 5.07 | 5.92 | N/A | ns |
| | | XC6SLX150 | 4.44 | 4.73 | 5.31 | 6.96 | ns |
| | | XC6SLX150T | 4.44 | 4.73 | 5.31 | N/A | ns |
| | | XA6SLX4 | 5.07 | N/A | 6.18 | N/A | ns |
| | | XA6SLX9 | 5.07 | N/A | 6.18 | N/A | ns |
| | | XA6SLX16 | 5.22 | N/A | 5.77 | N/A | ns |
| | | XA6SLX25 | 5.01 | N/A | 5.80 | N/A | ns |
| | | XA6SLX25T | 5.01 | N/A | 5.90 | N/A | ns |
| | | XA6SLX45 | 4.93 | N/A | 5.67 | N/A | ns |
| | | XA6SLX45T | 4.93 | N/A | 5.67 | N/A | ns |
| | | XA6SLX75 | 4.94 | N/A | 5.70 | N/A | ns |
| | | XA6SLX75T | 4.94 | N/A | 5.70 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 5.77 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 5.70 | 6.90 | ns |
| | | XQ6SLX75T | 4.94 | N/A | 5.70 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 5.31 | 6.96 | ns |
| | | XQ6SLX150T | 5.02 | N/A | 5.31 | N/A | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM and PLL output jitter are already included in the timing calculation.

Spartan-6 Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in [Table 70](#) through [Table 77](#). Values are expressed in nanoseconds unless otherwise noted.

Table 70: Global Clock Setup and Hold Without DCM or PLL (No Delay)

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|---|------------|-------------|------------|------------|------------|-------|
| | | | -3 | -3N | -2 | -1L | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMS25 Standard.⁽¹⁾ | | | | | | | |
| T_{PSND}/T_{PHND} | No Delay Global Clock and IFF ⁽³⁾ without DCM or PLL | XC6SLX4 | 0.10/1.56 | N/A | 0.10/1.83 | 0.07/2.54 | ns |
| | | XC6SLX9 | 0.10/1.56 | 0.10/1.57 | 0.10/1.84 | 0.07/2.54 | ns |
| | | XC6SLX16 | 0.12/1.42 | 0.12/1.48 | 0.12/1.64 | 0.13/2.19 | ns |
| | | XC6SLX25 | 0.18/1.64 | 0.18/1.75 | 0.18/1.99 | 0.11/2.57 | ns |
| | | XC6SLX25T | 0.18/1.64 | 0.18/1.75 | 0.18/1.99 | N/A | ns |
| | | XC6SLX45 | -0.08/1.80 | -0.08/1.95 | -0.08/2.27 | -0.17/2.74 | ns |
| | | XC6SLX45T | -0.08/1.80 | -0.08/1.95 | -0.08/2.27 | N/A | ns |
| | | XC6SLX75 | 0.13/1.81 | 0.13/2.06 | 0.13/2.27 | -0.12/3.30 | ns |
| | | XC6SLX75T | 0.13/1.81 | 0.13/2.06 | 0.13/2.27 | N/A | ns |
| | | XC6SLX100 | -0.14/2.03 | -0.14/2.24 | -0.14/2.56 | -0.17/3.44 | ns |
| | | XC6SLX100T | -0.14/2.03 | -0.14/2.24 | -0.14/2.56 | N/A | ns |
| | | XC6SLX150 | -0.24/2.42 | -0.24/2.74 | -0.24/2.95 | -0.60/3.75 | ns |
| | | XC6SLX150T | -0.24/2.42 | -0.24/2.74 | -0.24/2.95 | N/A | ns |
| | | XA6SLX4 | 0.10/1.57 | N/A | 0.10/1.84 | N/A | ns |
| | | XA6SLX9 | 0.10/1.57 | N/A | 0.10/1.84 | N/A | ns |
| | | XA6SLX16 | 0.12/1.43 | N/A | 0.12/1.64 | N/A | ns |
| | | XA6SLX25 | 0.18/1.65 | N/A | 0.18/1.99 | N/A | ns |
| | | XA6SLX25T | 0.18/1.65 | N/A | 0.18/1.99 | N/A | ns |
| | | XA6SLX45 | -0.08/1.82 | N/A | -0.08/2.27 | N/A | ns |
| | | XA6SLX45T | -0.08/1.82 | N/A | -0.08/2.27 | N/A | ns |
| | | XA6SLX75 | 0.13/2.02 | N/A | 0.13/2.32 | N/A | ns |
| | | XA6SLX75T | 0.13/2.02 | N/A | 0.13/2.32 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 0.10/2.51 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 0.13/2.32 | -0.12/3.30 | ns |
| | | XQ6SLX75T | 0.13/2.02 | N/A | 0.13/2.32 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | -0.24/2.95 | -0.60/3.75 | ns |
| | | XQ6SLX150T | -0.24/2.74 | N/A | -0.24/2.95 | N/A | ns |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch.

Table 73: Global Clock Setup and Hold With DCM in Source-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|--|------------|-------------|-----------|-----------|-----------|-------|
| | | | -3 | -3N | -2 | -1L | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.⁽¹⁾ | | | | | | | |
| T _{PSDCM0} / T _{PHDCM0} | No Delay Global Clock and IFF ⁽²⁾ with DCM in Source-Synchronous Mode | XC6SLX4 | 0.71/0.65 | N/A | 0.72/1.22 | 1.58/1.18 | ns |
| | | XC6SLX9 | 0.71/0.69 | 0.71/1.19 | 0.72/1.36 | 1.58/1.18 | ns |
| | | XC6SLX16 | 0.86/0.52 | 0.92/0.57 | 1.04/0.60 | 1.02/1.06 | ns |
| | | XC6SLX25 | 0.84/0.58 | 0.90/0.59 | 1.01/0.59 | 1.58/1.07 | ns |
| | | XC6SLX25T | 0.84/0.58 | 0.90/0.59 | 1.01/0.59 | N/A | ns |
| | | XC6SLX45 | 0.85/0.70 | 0.90/0.76 | 0.98/0.79 | 1.34/1.34 | ns |
| | | XC6SLX45T | 0.85/0.70 | 0.90/0.76 | 0.98/0.79 | N/A | ns |
| | | XC6SLX75 | 1.00/0.62 | 1.06/0.63 | 1.15/0.63 | 1.65/1.46 | ns |
| | | XC6SLX75T | 1.00/0.71 | 1.06/0.72 | 1.15/0.72 | N/A | ns |
| | | XC6SLX100 | 0.81/0.68 | 0.81/0.69 | 0.94/0.69 | 1.42/2.07 | ns |
| | | XC6SLX100T | 0.81/0.68 | 0.81/0.69 | 0.94/0.69 | N/A | ns |
| | | XC6SLX150 | 0.68/0.98 | 0.69/0.99 | 0.79/0.99 | 1.45/1.60 | ns |
| | | XC6SLX150T | 0.68/0.98 | 0.69/0.99 | 0.79/0.99 | N/A | ns |
| | | XA6SLX4 | 0.81/0.74 | N/A | 0.72/1.36 | N/A | ns |
| | | XA6SLX9 | 0.81/0.74 | N/A | 0.72/1.36 | N/A | ns |
| | | XA6SLX16 | 1.01/0.56 | N/A | 1.04/0.60 | N/A | ns |
| | | XA6SLX25 | 0.94/0.76 | N/A | 1.06/0.77 | N/A | ns |
| | | XA6SLX25T | 0.94/0.76 | N/A | 1.14/0.77 | N/A | ns |
| | | XA6SLX45 | 0.86/0.74 | N/A | 0.98/0.78 | N/A | ns |
| | | XA6SLX45T | 0.86/0.74 | N/A | 0.98/0.78 | N/A | ns |
| | | XA6SLX75 | 1.02/0.71 | N/A | 1.15/0.72 | N/A | ns |
| | | XA6SLX75T | 1.02/0.71 | N/A | 1.15/0.72 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 1.37/0.75 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 1.15/0.72 | 1.65/1.46 | ns |
| | | XQ6SLX75T | 1.02/0.71 | N/A | 1.15/0.72 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 0.79/1.15 | 1.45/1.60 | ns |
| | | XQ6SLX150T | 0.73/1.15 | N/A | 0.79/1.15 | N/A | ns |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include DCM CLK0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 76: Global Clock Setup and Hold With DCM and PLL in System-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|---|------------|-------------|------------|------------|-----------|-------|
| | | | -3 | -3N | -2 | -1L | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.⁽¹⁾ | | | | | | | |
| $T_{PSDCMPLL}/T_{PHDCMPLL}$ | No Delay Global Clock and IFF ⁽²⁾ with DCM in System-Synchronous Mode and PLL in DCM2PLL Mode. | XC6SLX4 | 1.16/0.49 | N/A | 1.39/0.49 | 2.36/0.59 | ns |
| | | XC6SLX9 | 1.16/0.44 | 1.37/0.44 | 1.39/0.44 | 2.36/0.59 | ns |
| | | XC6SLX16 | 1.44/-0.08 | 1.49/-0.04 | 1.62/-0.04 | 2.06/0.55 | ns |
| | | XC6SLX25 | 1.52/0.42 | 1.65/0.42 | 1.83/0.42 | 2.52/0.43 | ns |
| | | XC6SLX25T | 1.52/0.42 | 1.65/0.42 | 1.83/0.42 | N/A | ns |
| | | XC6SLX45 | 1.54/0.39 | 1.59/0.39 | 1.75/0.39 | 2.48/0.76 | ns |
| | | XC6SLX45T | 1.54/0.39 | 1.59/0.39 | 1.75/0.39 | N/A | ns |
| | | XC6SLX75 | 1.72/0.41 | 1.80/0.41 | 1.99/0.41 | 2.60/0.75 | ns |
| | | XC6SLX75T | 1.72/0.41 | 1.80/0.41 | 1.99/0.41 | N/A | ns |
| | | XC6SLX100 | 1.34/0.51 | 1.46/0.51 | 1.64/0.51 | 2.12/0.90 | ns |
| | | XC6SLX100T | 1.34/0.51 | 1.46/0.51 | 1.64/0.51 | N/A | ns |
| | | XC6SLX150 | 1.30/0.60 | 1.40/0.60 | 1.55/0.60 | 2.57/0.97 | ns |
| | | XC6SLX150T | 1.30/0.60 | 1.40/0.60 | 1.55/0.60 | N/A | ns |
| | | XA6SLX4 | 1.58/0.37 | N/A | 1.58/0.37 | N/A | ns |
| | | XA6SLX9 | 1.58/0.37 | N/A | 1.58/0.37 | N/A | ns |
| | | XA6SLX16 | 2.67/0.35 | N/A | 2.67/0.17 | N/A | ns |
| | | XA6SLX25 | 1.74/0.27 | N/A | 1.95/0.27 | N/A | ns |
| | | XA6SLX25T | 1.74/0.27 | N/A | 2.03/0.27 | N/A | ns |
| | | XA6SLX45 | 1.58/0.29 | N/A | 1.87/0.29 | N/A | ns |
| | | XA6SLX45T | 1.58/0.29 | N/A | 1.87/0.29 | N/A | ns |
| | | XA6SLX75 | 1.74/0.24 | N/A | 2.11/0.24 | N/A | ns |
| | | XA6SLX75T | 1.74/0.24 | N/A | 2.11/0.24 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 2.64/0.82 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 2.11/0.24 | 2.60/0.75 | ns |
| | | XQ6SLX75T | 1.74/0.24 | N/A | 2.11/0.24 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 1.67/0.70 | 2.57/0.97 | ns |
| | | XQ6SLX150T | 1.50/0.70 | N/A | 1.67/0.70 | N/A | ns |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 77: Global Clock Setup and Hold With DCM and PLL in Source-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|---|------------|-------------|-----------|-----------|-----------|-------|
| | | | -3 | -3N | -2 | -1L | |
| Example Data Input Set-Up and Hold Times Relative to a Forwarded Clock Input Pin, ⁽¹⁾ Using DCM, PLL, and Global Clock Buffer for the LVCMS25 standard. | | | | | | | |
| $T_{PSDCMPLL_0'}$ $T_{PHDCMPLL_0}$ | No Delay Global Clock and IFF ⁽²⁾ with DCM in Source-Synchronous Mode and PLL in DCM2PLL Mode. | XC6SLX4 | 0.43/1.07 | N/A | 0.43/1.43 | 1.10/1.67 | ns |
| | | XC6SLX9 | 0.43/1.03 | 0.45/1.14 | 0.45/1.43 | 1.10/1.67 | ns |
| | | XC6SLX16 | 0.74/0.93 | 0.74/1.12 | 0.74/1.21 | 0.77/1.35 | ns |
| | | XC6SLX25 | 0.67/1.02 | 0.76/1.11 | 0.84/1.18 | 1.23/1.46 | ns |
| | | XC6SLX25T | 0.67/1.02 | 0.76/1.11 | 0.84/1.18 | N/A | ns |
| | | XC6SLX45 | 0.65/0.99 | 0.65/1.04 | 0.71/1.12 | 1.18/1.58 | ns |
| | | XC6SLX45T | 0.65/1.00 | 0.65/1.04 | 0.71/1.12 | N/A | ns |
| | | XC6SLX75 | 0.86/1.01 | 0.88/1.06 | 0.94/1.14 | 1.29/1.67 | ns |
| | | XC6SLX75T | 0.86/1.01 | 0.88/1.06 | 0.94/1.14 | N/A | ns |
| | | XC6SLX100 | 0.50/1.10 | 0.56/1.10 | 0.61/1.17 | 0.84/2.24 | ns |
| | | XC6SLX100T | 0.50/1.10 | 0.56/1.10 | 0.61/1.17 | N/A | ns |
| | | XC6SLX150 | 0.45/1.28 | 0.47/1.28 | 0.52/1.28 | 1.27/1.56 | ns |
| | | XC6SLX150T | 0.45/1.28 | 0.47/1.28 | 0.52/1.28 | N/A | ns |
| | | XA6SLX4 | 0.74/1.00 | N/A | 0.74/1.43 | N/A | ns |
| | | XA6SLX9 | 0.74/1.00 | N/A | 0.74/1.43 | N/A | ns |
| | | XA6SLX16 | 1.81/1.15 | N/A | 1.81/1.03 | N/A | ns |
| | | XA6SLX25 | 0.89/1.01 | N/A | 0.96/1.05 | N/A | ns |
| | | XA6SLX25T | 0.89/1.01 | N/A | 1.04/1.15 | N/A | ns |
| | | XA6SLX45 | 0.69/0.95 | N/A | 0.83/0.96 | N/A | ns |
| | | XA6SLX45T | 0.69/0.95 | N/A | 0.83/0.96 | N/A | ns |
| | | XA6SLX75 | 0.88/0.94 | N/A | 1.06/0.96 | N/A | ns |
| | | XA6SLX75T | 0.88/0.94 | N/A | 1.06/0.96 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 1.55/1.33 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 1.06/0.96 | 1.29/1.67 | ns |
| | | XQ6SLX75T | 0.88/0.94 | N/A | 1.06/0.96 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 0.64/1.30 | 1.27/1.56 | ns |
| | | XQ6SLX150T | 0.58/1.30 | N/A | 0.64/1.30 | N/A | ns |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. The timing values were measured using the fine-phase adjustment feature of the DCM. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG. Package skew is not included in these measurements.
2. IFF = Input Flip-Flop

Table 79: Package Skew (Cont'd)

| Symbol | Description | Device | Package ⁽²⁾ | Value | Units |
|---------------|-----------------------------|--------|------------------------|-------|-------|
| $T_{PKGSKEW}$ | Package Skew ⁽¹⁾ | LX45 | CSG324 | 70 | ps |
| | | | CS(G)484 | 99 | ps |
| | | | FG(G)484 | 109 | ps |
| | | | FG(G)676 | 138 | ps |
| | | LX45T | CSG324 | 75 | ps |
| | | | CS(G)484 | 100 | ps |
| | | | FG(G)484 | 95 | ps |
| | | LX75 | CS(G)484 | 101 | ps |
| | | | FG(G)484 | 107 | ps |
| | | | FG(G)676 | 161 | ps |
| | | LX75T | CS(G)484 | 107 | ps |
| | | | FG(G)484 | 110 | ps |
| | | | FG(G)676 | 134 | ps |
| | | LX100 | CS(G)484 | 95 | ps |
| | | | FG(G)484 | 155 | ps |
| | | | FG(G)676 | 144 | ps |
| | | LX100T | CS(G)484 | 88 | ps |
| | | | FG(G)484 | 111 | ps |
| | | | FG(G)676 | 147 | ps |
| | | | FG(G)900 | 134 | ps |
| | | LX150 | CS(G)484 | 84 | ps |
| | | | FG(G)484 | 103 | ps |
| | | | FG(G)676 | 115 | ps |
| | | | FG(G)900 | 121 | ps |
| | | LX150T | CS(G)484 | 83 | ps |
| | | | FG(G)484 | 88 | ps |
| | | | FG(G)676 | 141 | ps |
| | | | FG(G)900 | 120 | ps |

Notes:

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from Pad to Ball.
2. Some of the devices are available in both Pb and Pb-free (additional G) packages as standard ordering options. See [DS160: Spartan-6 Family Overview](#) for more information.

Table 80: Sample Window

| Symbol | Description | Device ⁽¹⁾ | Speed Grade | | | | Units |
|--------------------|---|-----------------------|-------------|-----|-----|-----|-------|
| | | | -3 | -3N | -2 | -1L | |
| T_{SAMP} | Sampling Error at Receiver Pins ⁽²⁾ | All | 510 | 510 | 530 | 740 | ps |
| T_{SAMP_BUFI02} | Sampling Error at Receiver Pins using BUFI02 ⁽³⁾ | All | 430 | 430 | 450 | 590 | ps |

Notes:

1. LXT devices are not available with a -1L speed grade.
2. This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the DCM to capture the DDR input registers' edges of operation. These measurements include:
 - CLK0 DCM jitter
 - DCM accuracy (phase offset)
 - DCM phase shift resolution
 These measurements do not include package or clock tree skew.
3. This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFI02 clock network and IODELAY2 to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Revision History

The following table shows the revision history for this document.

| Date | Version | Description of Revisions |
|----------|---------|---|
| 06/24/09 | 1.0 | Initial Xilinx release. |
| 08/26/09 | 1.1 | Added V_{FS} to Table 1 and Table 2 . Added R_{FUSE} to Table 2 . Added XC6SLX75 and XC6SLX75T to V_{BATT} and I_{BATT} in Table 1 , Table 2 , and Table 4 . Corrected the quiescent supply current for the XC6SLX4 in Table 5 . Updated Table 11 . Removed DV_{PPIN} from Figure 2 . Removed $F_{PCIECORE}$ from Table 24 and added values to $F_{PCIEUSER}$. Added more networking applications to Table 25 . Updated values for $T_{SUSPENDLOW_AWAKE}$, $T_{SUSPEND_ENABLE}$, and T_{SCP_AWAKE} in Table 46 . Numerous changes to Table 47, page 54 including the addition of new values to various specifications, revising the $T_{SMCKCSO}$ description, and changing the units of T_{POR} . Also, removed <i>Dynamic Reconfiguration Port (DRP) for DCM and PLL Before and After DCLK section</i> from Table 47 and updated all the notes. In Table 52 , added to F_{INMAX} , revised F_{OUTMAX} , and removed PLL Maximum Output Frequency for BUFI02. Revised values for DCM_DELAY_STEP in Table 54 . Updated CLKIN_FREQ_FX values in Table 55 . |
| 01/04/10 | 1.2 | Added -4 speed grade to entire document. Updated speed specification of -4, -3, -2 speed grades to version 1.03. Added -1L speed grade numbers per speed specification 1.00. Updated T_{SOL} in Table 1 . Added -1L rows for LVCMOS12, LVCMOS15, and LVCMOS18 in Table 9 . Revised much of the detail in GTP Transceiver Specifications in Table 12 through Table 23 . Added -2 data to Table 25 . Updated F_{MAX} in Table 44 . Updated descriptions for $T_{DNACLKL}$ and $T_{DNACLKH}$ in Table 45 and revised values for all parameters. Removed $T_{INITADDR}$ from Table 47 and added new data. Updated values in Table 48 through Table 62 . Added Table 51 (BUFPLL) and Table 57 (DCM_CLKGEN). Removed $T_{LOCKMAX}$ note from Table 52 . Updated note 3 in Table 53 . In Table 79 : removed XC6SLX75CSG324 and XC6SLX75TCG324; added XC6SLX75FG(G)484 and XC6SLX75FG(G)484. |
| 02/22/10 | 1.3 | Production release of XC6SLX16 -2 speed grade devices. The changes to Table 26 and Table 27 includes updating this data sheet to the data in ISE v11.5 software with speed specification v1.06. Updated maximum of V_{IN} and V_{TS} and note 2 in Table 1 . In Table 2 , changed V_{IN} , added I_{IN} and note 5, revised notes 1, 6, and 7, and added note 8 to R_{FUSE} . In Table 4 , removed previous note 1 and added data to I_{RPU} , I_{RPD} , and I_{BATT} ; changed C_{IN} , added R_{DT} and R_{IN_TERM} , and added note 2 and 3. Updated V_{CCO2} in Table 6 . Added Table 7 and Table 8 . Removed PCI66_3 from Table 9 . Updated PCI33_3 and I2C in Table 9 . Updated the description of Table 11 . Completely updated Table 25 . Updated Table 28 including adding values for PCI33_3. Updated V_{REF} value for HSTL_III_18 in Table 31 . Updates missing V_{REF} values in Table 32 . Added Simultaneously Switching Outputs, page 36 . Removed T_{GSRQ} and T_{RPW} from Table 35 and Table 36 . Also removed T_{DOQ} from Table 36 . Removed T_{ISPO_DO} and note 1 from Table 37 . Removed T_{OSCCK_S} and combinatorial section from Table 38 . In Table 39 , removed T_{IODDO_T} and added new tap parameters and note 2. In Table 40 , Table 41 , and Table 42 , made typographical edits and removed notes. Removed clock CLK section in Table 41 . Removed clock CLK section and T_{REG_MUX} and T_{REG_M31} in Table 42 . Added block RAM F_{MAX} values to Table 43 . Updated values and added note 2 to Table 45 . Added values to Table 46 and removed note 1. Numerous changes to Table 47 . Completely updated Table 57 . Revised data in Table 62 . Removed note 3 from Table 71 . Added values to Table 79 . Added data to Table 80 and Table 81 . |
| 03/10/10 | 1.4 | Production release of XC6SLX45 -2 speed grade devices, which includes changes to Table 26 and Table 27 updating this data sheet to the data in ISE v11.5 software with speed specification v1.07. Fixed R_{IN_TERM} description in Table 4 . Added PCI66_3 to Table 7 and replaced note 1. Corrected note 1 and the V _{Max} for TMDS_33 in Table 8 . In Table 10 , added note 1 to LVPECL_33 and TMDS_33. Also updated specifications for TMDS_33. Updated the GTP Transceiver Specifications section including adding values to Table 16 , Table 17 , and Table 20 through Table 23 . Added PCI66_3 back into Table 9 , Table 28 , Table 31 , Table 32 , and Table 34 . Updated note 3 on Table 32 . In Table 34 , corrected some typographical errors and fixed SSO limits for bank1/3 in FG(G)484 package. Corrected $T_{OSCCK_OC_E}$ in Table 38 . In Table 57 , updated CLKFX_FREEZE_VAR and CLKFX_FREEZE_TEMP_SLOPE and added typical values to $T_{CENTER_LOW_SPREAD}$ and $T_{CENTER_HIGH_SPREAD}$. Updated and added values to Table 63 through Table 78 , and Table 81 . In Table 79 , revised the XC6SLX16-CSG324 and the XC6SLX45-CSG484 and FG(G)484 values. |

| Date | Version | Description of Revisions |
|----------|---------|--|
| 06/14/10 | 1.5 | <p>In Table 2, added note 5 and added temperature range to V_{FS} and R_{FUSE}. Removed speed grade delineation, revised I_{RPD} description, and updated note 2 in Table 4. Added note 2 to Table 7. Added DIFF_MOBILE_DDR to Table 8 and Table 10. Added note 4 to Table 15. Changed minimum DV_{PPIN} in Table 16. Updated $F_{GTPDRPCLK}$ in Table 19. Increased maximum T_{LLSKEW} in Table 22. Updated descriptions and added data to Table 23. Removed note 1 and added new data to the Networking Applications section in Table 25. Updated Table 26 and Table 27 to the data in ISE v12.1 software with speed specification v1.08. In Table 28, added DIFF_MOBILE_DDR and updated -4 speed grade data. Updated the maximum I/O pairs per bank in Table 33. Updated note 2 on Table 39. Revised the F_{MAX} in Table 44. In Table 47, updated description for $T_{SMCKCSO}$, revised values for T_{POR} and added Min value, added T_{BPICCK} and $T_{SPIICCK}$. Also in Table 47, added device dependencies to F_{SMCCK} and F_{RBCCCK}. Updated and added data to Table 63 through Table 78, and Table 81. In Table 79, added data on the XC6SLX45-FG(G)676 and revised the XC6SLX45T and XC6SLX150T values.</p> <p>The following changes to this specification are addressed in the product change notice XCN10024, <i>MCB Performance and JTAG Revision Code for Spartan-6 LX16 and LX45 FPGAs</i>.</p> <p>In Table 2, revised the V_{CCINT} to add the memory controller block extended performance specifications. In Table 25, changed the standard specifications and added extended performance specifications for the memory controller block and note 2. Added note 4 and updated values in Table 34.</p> |
| 06/24/10 | 1.6 | <p>Production release of XC6SLX45T (-2 and -3 speed grades), XC6SLX16 and XC6SLX45 (-3 speed grade) devices which includes changes to Table 26 and Table 27 (ISE v12.1 software with speed specification v1.08).</p> <p>Added the -3N speed grade, which designates Spartan-6 devices that do not support MCB functionality. This includes changes to Table 2 (note 2), Table 25 (note 4), and Switching Characteristics (Table 26).</p> <p>Updated Simultaneously Switching Outputs discussion. Added -3 speed grade values for T_{TAP} and F_{MINCAL} values in Table 39. In Table 40, updated T_{RPW} (-2 and -3 speed grade) values and F_{TOG} (-3 speed grade) values. In Table 48, updated T_{GIO} (-2 and -3 speed grade) values. Updated -3 values in spread spectrum section of Table 57.</p> |
| 07/16/10 | 1.7 | <p>Production release of specific devices listed in Table 26 and Table 27 using ISE v12.2 software with speed specification v1.11. Added note 4 advising designers of the patch which contains v1.11. Also updated the -1L speed specification to v1.04. Updated numerous -4 and -1L values. Added -4 T_{TAP} values and F_{MINCAL} to Table 39. Revised T_{CINCK}/T_{CKCIN} in Table 40. In Table 41, revised T_{SHCKO}. In Table 42, revised T_{REG}. Added new -1L values to Table 47. Added and updated values in Table 79.</p> |
| 07/26/10 | 1.8 | <p>Production release of XC6SLX25, XC6SLX25T, XC6SLX100 and XC6SLX100T in the specific speed grades listed in Table 26 and Table 27 using ISE v12.2 software with speed specification v1.11. Added note 7 to Table 2 and moved V_{FS} and R_{FUSE} to a new Table 3. Added I_{HS} and note 4 to Table 4. Added note 1 to Table 28. Added and updated SSO limits per V_{CCO}/GND pairs in Table 34. Added note 3 to Table 47. In Table 54, removed -1L specifications for CLKOUT_PER_JITT_DV1/2 and revised CLKIN_CLKFB_PHASE and CLKOUT_PHASE_DLL values. Updated note 3 in both Table 56 and Table 57.</p> |
| 08/23/10 | 1.9 | <p>Updated values for $F_{GTPRANGE1}$, $F_{GTPRANGE2}$, and $F_{GPLLMIN}$ in Table 18. Revised -3 and -4 values in Table 21. Removed the -1L speed grade readback support restriction and note 3 in Table 47.</p> |
| 11/05/10 | 1.10 | <p>Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in Table 26 and Table 27 using ISE v12.3 software with speed specification v1.12 for the -2 speed grade available in the 12.3 Speed Files Patch. Added note 3 advising designers of the patch which contains v1.12.</p> <p>In Table 2, added note 4. In Table 4, added note 2. In Table 10, added notes 2 and 3. In Table 44, added note 2. In Table 47, updated symbol for T_{SMWCCK}/T_{SMCCCK}, changed -1L values for $T_{USERCCLKH}$ and $T_{USERCCLKL}$, and added and revised the modes for F_{MCCK} and F_{SMCCK}. In Table 53, redefined and expanded description for CLKIN_FREQ_DLL and rewrote note 3. Updated title of Table 58. Also in Table 78, revised T_{DCD_CLK} for XC6SLX150 and XC6SLX150T. Changed description of T_{PSFD}/T_{PHFD} in Table 71.</p> <p>For the -1L speed grade, updated data sheet to ISE 12.3 software with speed specification v1.05 which revised the values in the following tables: Table 25, Table 28, Table 35, Table 36, Table 37, Table 40 through Table 43, Table 48 through Table 56, Table 62 through Table 78, Table 80, and Table 81.</p> <p>Updated Notice of Disclaimer.</p> |