



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                           |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                    |
| Number of LABs/CLBs            | 1879                                                                                                                                      |
| Number of Logic Elements/Cells | 24051                                                                                                                                     |
| Total RAM Bits                 | 958464                                                                                                                                    |
| Number of I/O                  | 250                                                                                                                                       |
| Number of Gates                | -                                                                                                                                         |
| Voltage - Supply               | 1.14V ~ 1.26V                                                                                                                             |
| Mounting Type                  | Surface Mount                                                                                                                             |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                        |
| Package / Case                 | 484-BBGA                                                                                                                                  |
| Supplier Device Package        | 484-FBGA (23x23)                                                                                                                          |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc6slx25t-3fg484i">https://www.e-xfl.com/product-detail/xilinx/xc6slx25t-3fg484i</a> |

Table 4: DC Characteristics Over Recommended Operating Conditions

| Symbol               | Description                                                                                                                                    | Min                | Typ | Max | Units    |
|----------------------|------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|-----|-----|----------|
| $V_{DRINT}$          | Data retention $V_{CCINT}$ voltage (below which configuration data might be lost)                                                              | 0.8                | –   | –   | V        |
| $V_{DRAUX}$          | Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost)                                                              | 2.0                | –   | –   | V        |
| $I_{REF}$            | $V_{REF}$ leakage current per pin for commercial (C) and industrial (I) devices                                                                | –10                | –   | 10  | $\mu A$  |
|                      | $V_{REF}$ leakage current per pin for expanded (Q) devices                                                                                     | –15                | –   | 15  | $\mu A$  |
| $I_L$                | Input or output leakage current per pin (sample-tested) for commercial (C) and industrial (I) devices                                          | –10                | –   | 10  | $\mu A$  |
|                      | Input or output leakage current per pin (sample-tested) for expanded (Q) devices                                                               | –15                | –   | 15  | $\mu A$  |
| $I_{HS}$             | Leakage current on pins during hot socketing with FPGA unpowered                                                                               | –20                | –   | 20  | $\mu A$  |
|                      | All pins except PROGRAM_B, DONE, and JTAG pins when HSWAPEN = 1<br>PROGRAM_B, DONE, and JTAG pins, or other pins when HSWAPEN = 0              | $I_{HS} + I_{RPU}$ |     |     | $\mu A$  |
| $C_{IN}^{(1)}$       | Die input capacitance at the pad                                                                                                               | –                  | –   | 10  | pF       |
| $I_{RPU}$            | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 3.3V$ or $V_{CCAUX} = 3.3V$                                                           | 200                | –   | 500 | $\mu A$  |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 2.5V$ or $V_{CCAUX} = 2.5V$                                                           | 120                | –   | 350 | $\mu A$  |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.8V$                                                                                 | 60                 | –   | 200 | $\mu A$  |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.5V$                                                                                 | 40                 | –   | 150 | $\mu A$  |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.2V$                                                                                 | 12                 | –   | 100 | $\mu A$  |
| $I_{RPD}$            | Pad pull-down (when selected) @ $V_{IN} = V_{CCO}$ , $V_{CCAUX} = 3.3V$                                                                        | 200                | –   | 550 | $\mu A$  |
|                      | Pad pull-down (when selected) @ $V_{IN} = V_{CCO}$ , $V_{CCAUX} = 2.5V$                                                                        | 140                | –   | 400 | $\mu A$  |
| $I_{BATT}^{(2)}$     | Battery supply current                                                                                                                         | –                  | –   | 150 | nA       |
| $R_{DT}^{(3)}$       | Resistance of optional input differential termination circuit, $V_{CCAUX} = 3.3V$                                                              | –                  | 100 | –   | $\Omega$ |
| $R_{IN\_TERM}^{(5)}$ | Thevenin equivalent resistance of programmable input termination to $V_{CCO}$ (UNTUNED_SPLIT_25) for commercial (C) and industrial (I) devices | 23                 | 25  | 55  | $\Omega$ |
|                      | Thevenin equivalent resistance of programmable input termination to $V_{CCO}$ (UNTUNED_SPLIT_25) for expanded (Q) devices                      | 20                 | 25  | 55  | $\Omega$ |
|                      | Thevenin equivalent resistance of programmable input termination to $V_{CCO}$ (UNTUNED_SPLIT_50) for commercial (C) and industrial (I) devices | 39                 | 50  | 72  | $\Omega$ |
|                      | Thevenin equivalent resistance of programmable input termination to $V_{CCO}$ (UNTUNED_SPLIT_50) for expanded (Q) devices                      | 32                 | 50  | 74  | $\Omega$ |
|                      | Thevenin equivalent resistance of programmable input termination to $V_{CCO}$ (UNTUNED_SPLIT_75) for commercial (C) and industrial (I) devices | 56                 | 75  | 109 | $\Omega$ |
|                      | Thevenin equivalent resistance of programmable input termination to $V_{CCO}$ (UNTUNED_SPLIT_75) for expanded (Q) devices                      | 47                 | 75  | 115 | $\Omega$ |
| $R_{OUT\_TERM}$      | Thevenin equivalent resistance of programmable output termination (UNTUNED_25)                                                                 | 11                 | 25  | 52  | $\Omega$ |
|                      | Thevenin equivalent resistance of programmable output termination (UNTUNED_50)                                                                 | 21                 | 50  | 96  | $\Omega$ |
|                      | Thevenin equivalent resistance of programmable output termination (UNTUNED_75)                                                                 | 29                 | 75  | 145 | $\Omega$ |

**Notes:**

1. The  $C_{IN}$  measurement represents the die capacitance at the pad, not including the package.
2. Maximum value specified for worst case process at 25°C. LX75, LX75T, LX100, LX100T, LX150, and LX150T only.
3. Refer to IBIS models for  $R_{DT}$  variation and for values at  $V_{CCAUX} = 2.5V$ . IBIS values for  $R_{DT}$  are valid for all temperature ranges.
4.  $V_{CCO2}$  is not required for data retention. The minimum  $V_{CCO2}$  for power-on reset and configuration is 1.65V.
5. Termination resistance to a  $V_{CCO}/2$  level.

Table 8: Recommended Operating Conditions for User I/Os Using Differential Signal Standards

| I/O Standard             | V <sub>CCO</sub> for Drivers |        |        |
|--------------------------|------------------------------|--------|--------|
|                          | V, Min                       | V, Nom | V, Max |
| LVDS_33                  | 3.0                          | 3.3    | 3.45   |
| LVDS_25                  | 2.25                         | 2.5    | 2.75   |
| BLVDS_25                 | 2.25                         | 2.5    | 2.75   |
| MINI_LVDS_33             | 3.0                          | 3.3    | 3.45   |
| MINI_LVDS_25             | 2.25                         | 2.5    | 2.75   |
| LVPECL_33 <sup>(1)</sup> | N/A—Inputs Only              |        |        |
| LVPECL_25                | N/A—Inputs Only              |        |        |
| RSDS_33                  | 3.0                          | 3.3    | 3.45   |
| RSDS_25                  | 2.25                         | 2.5    | 2.75   |
| TMDS_33 <sup>(1)</sup>   | 3.14                         | 3.3    | 3.45   |
| PPDS_33                  | 3.0                          | 3.3    | 3.45   |
| PPDS_25                  | 2.25                         | 2.5    | 2.75   |
| DISPLAY_PORT             | 2.3                          | 2.5    | 2.7    |
| DIFF_MOBILE_DDR          | 1.7                          | 1.8    | 1.9    |
| DIFF_HSTL_I              | 1.4                          | 1.5    | 1.6    |
| DIFF_HSTL_II             | 1.4                          | 1.5    | 1.6    |
| DIFF_HSTL_III            | 1.4                          | 1.5    | 1.6    |
| DIFF_HSTL_I_18           | 1.7                          | 1.8    | 1.9    |
| DIFF_HSTL_II_18          | 1.7                          | 1.8    | 1.9    |
| DIFF_HSTL_III_18         | 1.7                          | 1.8    | 1.9    |
| DIFF_SSTL3_I             | 3.0                          | 3.3    | 3.45   |
| DIFF_SSTL3_II            | 3.0                          | 3.3    | 3.45   |
| DIFF_SSTL2_I             | 2.3                          | 2.5    | 2.7    |
| DIFF_SSTL2_II            | 2.3                          | 2.5    | 2.7    |
| DIFF_SSTL18_I            | 1.7                          | 1.8    | 1.9    |
| DIFF_SSTL18_II           | 1.7                          | 1.8    | 1.9    |
| DIFF_SSTL15_II           | 1.425                        | 1.5    | 1.575  |

**Notes:**

1. LVPECL\_33 and TMDS\_33 inputs require V<sub>CCAUX</sub> = 3.3V nominal.

Table 21: GTP Transceiver User Clock Switching Characteristics<sup>(1)</sup>

| Symbol             | Description                 | Conditions       | Speed Grade |        |      |     | Units |
|--------------------|-----------------------------|------------------|-------------|--------|------|-----|-------|
|                    |                             |                  | -3          | -3N    | -2   | -1L |       |
| F <sub>TXOUT</sub> | TXOUTCLK maximum frequency  |                  | 320         | 320    | 270  | N/A | MHz   |
| F <sub>RXREC</sub> | RXRECCLK maximum frequency  |                  | 320         | 320    | 270  | N/A | MHz   |
| T <sub>RX</sub>    | RXUSRCLK maximum frequency  |                  | 320         | 320    | 270  | N/A | MHz   |
| T <sub>RX2</sub>   | RXUSRCLK2 maximum frequency | 1 byte interface | 156.25      | 156.25 | 125  | N/A | MHz   |
|                    |                             | 2 byte interface | 160         | 160    | 125  | N/A | MHz   |
|                    |                             | 4 byte interface | 80          | 80     | 67.5 | N/A | MHz   |
| T <sub>TX</sub>    | TXUSRCLK maximum frequency  |                  | 320         | 320    | 270  | N/A | MHz   |
| T <sub>TX2</sub>   | TXUSRCLK2 maximum frequency | 1 byte interface | 156.25      | 156.25 | 125  | N/A | MHz   |
|                    |                             | 2 byte interface | 160         | 160    | 125  | N/A | MHz   |
|                    |                             | 4 byte interface | 80          | 80     | 67.5 | N/A | MHz   |

**Notes:**

1. Clocking must be implemented as described in [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#).

Table 22: GTP Transceiver Transmitter Switching Characteristics

| Symbol                       | Description                         | Condition  | Min | Typ | Max  | Units |
|------------------------------|-------------------------------------|------------|-----|-----|------|-------|
| T <sub>RTX</sub>             | TX Rise time                        | 20%–80%    | –   | 140 | –    | ps    |
| T <sub>FTX</sub>             | TX Fall time                        | 80%–20%    | –   | 120 | –    | ps    |
| T <sub>LLSKEW</sub>          | TX lane-to-lane skew <sup>(1)</sup> |            | –   | –   | 400  | ps    |
| V <sub>TXOOBVDPP</sub>       | Electrical idle amplitude           |            | –   | –   | 20   | mV    |
| T <sub>TXOOBTRANSITION</sub> | Electrical idle transition time     |            | –   | –   | 50   | ns    |
| T <sub>J3.125</sub>          | Total Jitter <sup>(2)</sup>         | 3.125 Gb/s | –   | –   | 0.35 | UI    |
| D <sub>J3.125</sub>          | Deterministic Jitter <sup>(2)</sup> |            | –   | –   | 0.15 | UI    |
| T <sub>J2.5</sub>            | Total Jitter <sup>(2)</sup>         | 2.5 Gb/s   | –   | –   | 0.33 | UI    |
| D <sub>J2.5</sub>            | Deterministic Jitter <sup>(2)</sup> |            | –   | –   | 0.15 | UI    |
| T <sub>J1.62</sub>           | Total Jitter <sup>(2)</sup>         | 1.62 Gb/s  | –   | –   | 0.20 | UI    |
| D <sub>J1.62</sub>           | Deterministic Jitter <sup>(2)</sup> |            | –   | –   | 0.10 | UI    |
| T <sub>J1.25</sub>           | Total Jitter <sup>(2)</sup>         | 1.25 Gb/s  | –   | –   | 0.20 | UI    |
| D <sub>J1.25</sub>           | Deterministic Jitter <sup>(2)</sup> |            | –   | –   | 0.10 | UI    |
| T <sub>J614</sub>            | Total Jitter <sup>(2)</sup>         | 614 Mb/s   | –   | –   | 0.10 | UI    |
| D <sub>J614</sub>            | Deterministic Jitter <sup>(2)</sup> |            | –   | –   | 0.05 | UI    |

**Notes:**

1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTP transceiver sites.
2. Using PLL\_DIVSEL\_FB = 2, INTDATAWIDTH = 1. These values are NOT intended for protocol specific compliance determinations.

## Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases. [Table 27](#) lists the production released Spartan-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE® software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 27: Spartan-6 Device Production Software and Speed Specification Release<sup>(1)</sup>**

| Device     | Speed Grade Designations <sup>(2)</sup> |                                      |                               |                |
|------------|-----------------------------------------|--------------------------------------|-------------------------------|----------------|
|            | -3 <sup>(3)</sup>                       | -3N                                  | -2 <sup>(4)</sup>             | -1L            |
| XC6SLX4    | ISE 12.4 v1.15                          | N/A                                  | ISE 12.3 v1.12 <sup>(5)</sup> | ISE 13.2 v1.07 |
| XC6SLX9    | ISE 12.4 v1.15                          | ISE 13.1 Update v1.18 <sup>(7)</sup> | ISE 12.3 v1.12 <sup>(5)</sup> | ISE 13.2 v1.07 |
| XC6SLX16   | ISE 12.1 v1.08                          | ISE 13.1 Update v1.18 <sup>(7)</sup> | ISE 11.5 v1.06                | ISE 13.2 v1.07 |
| XC6SLX25   | ISE 12.2 v1.11 <sup>(6)</sup>           | ISE 13.1 Update v1.18 <sup>(7)</sup> | ISE 12.2 v1.11 <sup>(6)</sup> | ISE 13.2 v1.07 |
| XC6SLX25T  | ISE 12.2 v1.11 <sup>(6)</sup>           | ISE 13.1 Update v1.18 <sup>(7)</sup> | ISE 12.2 v1.11 <sup>(6)</sup> | N/A            |
| XC6SLX45   | ISE 12.1 v1.08                          | ISE 13.1 Update v1.18 <sup>(7)</sup> | ISE 11.5 v1.07                | ISE 13.1 v1.06 |
| XC6SLX45T  | ISE 12.1 v1.08                          | ISE 13.1 Update v1.18 <sup>(7)</sup> | ISE 12.1 v1.08                | N/A            |
| XC6SLX75   | ISE 12.2 v1.11 <sup>(6)</sup>           | ISE 13.1 Update v1.18 <sup>(7)</sup> | ISE 12.2 v1.11 <sup>(6)</sup> | ISE 13.2 v1.07 |
| XC6SLX75T  | ISE 12.2 v1.11 <sup>(6)</sup>           | ISE 13.1 Update v1.18 <sup>(7)</sup> | ISE 12.2 v1.11 <sup>(6)</sup> | N/A            |
| XC6SLX100  | ISE 12.2 v1.11 <sup>(6)</sup>           | ISE 13.1 Update v1.18 <sup>(7)</sup> | ISE 12.2 v1.11 <sup>(6)</sup> | ISE 13.1 v1.06 |
| XC6SLX100T | ISE 12.2 v1.11 <sup>(6)</sup>           | ISE 13.1 Update v1.18 <sup>(7)</sup> | ISE 12.2 v1.11 <sup>(6)</sup> | N/A            |
| XC6SLX150  | ISE 12.2 v1.11 <sup>(6)</sup>           | ISE 13.1 Update v1.18 <sup>(7)</sup> | ISE 12.2 v1.11 <sup>(6)</sup> | ISE 13.1 v1.06 |
| XC6SLX150T | ISE 12.2 v1.11 <sup>(6)</sup>           | ISE 13.1 Update v1.18 <sup>(7)</sup> | ISE 12.2 v1.11 <sup>(6)</sup> | N/A            |
| XA6SLX4    | ISE 13.2 v1.19                          | N/A                                  | ISE 13.2 v1.19                | N/A            |
| XA6SLX9    | ISE 13.2 v1.19                          | N/A                                  | ISE 13.2 v1.19                | N/A            |
| XA6SLX16   | ISE 13.2 v1.19                          | N/A                                  | ISE 13.2 v1.19                | N/A            |
| XA6SLX25   | ISE 13.2 v1.19                          | N/A                                  | ISE 13.2 v1.19                | N/A            |
| XA6SLX25T  | ISE 13.2 v1.19                          | N/A                                  | ISE 13.2 v1.19                | N/A            |
| XA6SLX45   | ISE 13.2 v1.19                          | N/A                                  | ISE 13.2 v1.19                | N/A            |
| XA6SLX45T  | ISE 13.2 v1.19                          | N/A                                  | ISE 13.2 v1.19                | N/A            |
| XA6SLX75   | ISE 13.2 v1.19                          | N/A                                  | ISE 13.2 v1.19                | N/A            |
| XA6SLX75T  | ISE 13.2 v1.19                          | N/A                                  | ISE 13.2 v1.19                | N/A            |
| XA6SLX100  | N/A                                     | N/A                                  | ISE 13.3 v1.20                | N/A            |

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices<sup>(1)</sup> (Cont'd)

| I/O Standard                    | T <sub>IOPI</sub> |      | T <sub>IOOP</sub> |      | T <sub>IOTP</sub> |      | Units |
|---------------------------------|-------------------|------|-------------------|------|-------------------|------|-------|
|                                 | Speed Grade       |      | Speed Grade       |      | Speed Grade       |      |       |
|                                 | -3                | -2   | -3                | -2   | -3                | -2   |       |
| LVC MOS15, QUIETIO, 2 mA        | 1.05              | 1.23 | 5.63              | 5.83 | 5.63              | 5.83 | ns    |
| LVC MOS15, QUIETIO, 4 mA        | 1.05              | 1.23 | 4.75              | 4.95 | 4.75              | 4.95 | ns    |
| LVC MOS15, QUIETIO, 6 mA        | 1.05              | 1.23 | 4.21              | 4.41 | 4.21              | 4.41 | ns    |
| LVC MOS15, QUIETIO, 8 mA        | 1.05              | 1.23 | 4.05              | 4.25 | 4.05              | 4.25 | ns    |
| LVC MOS15, QUIETIO, 12 mA       | 1.05              | 1.23 | 3.74              | 3.94 | 3.74              | 3.94 | ns    |
| LVC MOS15, QUIETIO, 16 mA       | 1.05              | 1.23 | 3.52              | 3.72 | 3.52              | 3.72 | ns    |
| LVC MOS15, Slow, 2 mA           | 1.05              | 1.23 | 4.32              | 4.52 | 4.32              | 4.52 | ns    |
| LVC MOS15, Slow, 4 mA           | 1.05              | 1.23 | 3.58              | 3.78 | 3.58              | 3.78 | ns    |
| LVC MOS15, Slow, 6 mA           | 1.05              | 1.23 | 2.45              | 2.65 | 2.45              | 2.65 | ns    |
| LVC MOS15, Slow, 8 mA           | 1.05              | 1.23 | 2.46              | 2.66 | 2.46              | 2.66 | ns    |
| LVC MOS15, Slow, 12 mA          | 1.05              | 1.23 | 2.17              | 2.37 | 2.17              | 2.37 | ns    |
| LVC MOS15, Slow, 16 mA          | 1.05              | 1.23 | 2.15              | 2.35 | 2.15              | 2.35 | ns    |
| LVC MOS15, Fast, 2 mA           | 1.05              | 1.23 | 3.43              | 3.63 | 3.43              | 3.63 | ns    |
| LVC MOS15, Fast, 4 mA           | 1.05              | 1.23 | 2.42              | 2.62 | 2.42              | 2.62 | ns    |
| LVC MOS15, Fast, 6 mA           | 1.05              | 1.23 | 1.92              | 2.12 | 1.92              | 2.12 | ns    |
| LVC MOS15, Fast, 8 mA           | 1.05              | 1.23 | 1.87              | 2.07 | 1.87              | 2.07 | ns    |
| LVC MOS15, Fast, 12 mA          | 1.05              | 1.23 | 1.87              | 2.07 | 1.87              | 2.07 | ns    |
| LVC MOS15, Fast, 16 mA          | 1.05              | 1.23 | 1.87              | 2.07 | 1.87              | 2.07 | ns    |
| LVC MOS15_JEDEC, QUIETIO, 2 mA  | 1.10              | 1.28 | 5.64              | 5.84 | 5.64              | 5.84 | ns    |
| LVC MOS15_JEDEC, QUIETIO, 4 mA  | 1.10              | 1.28 | 4.75              | 4.95 | 4.75              | 4.95 | ns    |
| LVC MOS15_JEDEC, QUIETIO, 6 mA  | 1.10              | 1.28 | 4.21              | 4.41 | 4.21              | 4.41 | ns    |
| LVC MOS15_JEDEC, QUIETIO, 8 mA  | 1.10              | 1.28 | 4.06              | 4.26 | 4.06              | 4.26 | ns    |
| LVC MOS15_JEDEC, QUIETIO, 12 mA | 1.10              | 1.28 | 3.75              | 3.95 | 3.75              | 3.95 | ns    |
| LVC MOS15_JEDEC, QUIETIO, 16 mA | 1.10              | 1.28 | 3.53              | 3.73 | 3.53              | 3.73 | ns    |
| LVC MOS15_JEDEC, Slow, 2 mA     | 1.10              | 1.28 | 4.32              | 4.52 | 4.32              | 4.52 | ns    |
| LVC MOS15_JEDEC, Slow, 4 mA     | 1.10              | 1.28 | 3.56              | 3.76 | 3.56              | 3.76 | ns    |
| LVC MOS15_JEDEC, Slow, 6 mA     | 1.10              | 1.28 | 2.44              | 2.64 | 2.44              | 2.64 | ns    |
| LVC MOS15_JEDEC, Slow, 8 mA     | 1.10              | 1.28 | 2.47              | 2.67 | 2.47              | 2.67 | ns    |
| LVC MOS15_JEDEC, Slow, 12 mA    | 1.10              | 1.28 | 2.15              | 2.35 | 2.15              | 2.35 | ns    |
| LVC MOS15_JEDEC, Slow, 16 mA    | 1.10              | 1.28 | 2.15              | 2.35 | 2.15              | 2.35 | ns    |
| LVC MOS15_JEDEC, Fast, 2 mA     | 1.10              | 1.28 | 3.43              | 3.63 | 3.43              | 3.63 | ns    |
| LVC MOS15_JEDEC, Fast, 4 mA     | 1.10              | 1.28 | 2.42              | 2.62 | 2.42              | 2.62 | ns    |
| LVC MOS15_JEDEC, Fast, 6 mA     | 1.10              | 1.28 | 1.92              | 2.12 | 1.92              | 2.12 | ns    |
| LVC MOS15_JEDEC, Fast, 8 mA     | 1.10              | 1.28 | 1.87              | 2.07 | 1.87              | 2.07 | ns    |
| LVC MOS15_JEDEC, Fast, 12 mA    | 1.10              | 1.28 | 1.87              | 2.07 | 1.87              | 2.07 | ns    |
| LVC MOS15_JEDEC, Fast, 16 mA    | 1.10              | 1.28 | 1.87              | 2.07 | 1.87              | 2.07 | ns    |
| LVC MOS12, QUIETIO, 2 mA        | 0.98              | 1.16 | 6.54              | 6.74 | 6.54              | 6.74 | ns    |
| LVC MOS12, QUIETIO, 4 mA        | 0.98              | 1.16 | 5.12              | 5.32 | 5.12              | 5.32 | ns    |

## Output Delay Measurements

Output delays are measured using a Tektronix P6245 TDS500/600 probe (< 1 pF) across approximately 4" of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4" trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in Figure 4 and Figure 5.





Figure 4: Single-Ended Test Setup



ds162\_07\_011309

Figure 5: Differential Test Setup

Measurements and test conditions are reflected in the IBIS models except where the IBIS format precludes it. Parameters  $V_{REF}$ ,  $R_{REF}$ ,  $C_{REF}$ , and  $V_{MEAS}$  fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:

1. Simulate the output driver of choice into the generalized test setup, using values from Table 32.
2. Record the time to  $V_{MEAS}$ .
3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to  $V_{MEAS}$ .
5. Compare the results of steps 2 and 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.

Table 32: Output Delay Measurement Methodology

| Description                                                     | I/O Standard Attribute          | $R_{REF}$ ( $\Omega$ ) | $C_{REF}^{(1)}$ (pF) | $V_{MEAS}$ (V) | $V_{REF}$ (V) |
|-----------------------------------------------------------------|---------------------------------|------------------------|----------------------|----------------|---------------|
| LVTTTL (Low-Voltage Transistor-Transistor Logic)                | LVTTTL (all)                    | 1M                     | 0                    | 1.4            | 0             |
| LVC MOS (Low-Voltage CMOS), 3.3V                                | LVC MOS33                       | 1M                     | 0                    | 1.65           | 0             |
| LVC MOS, 2.5V                                                   | LVC MOS25                       | 1M                     | 0                    | 1.25           | 0             |
| LVC MOS, 1.8V                                                   | LVC MOS18                       | 1M                     | 0                    | 0.9            | 0             |
| LVC MOS, 1.5V                                                   | LVC MOS15                       | 1M                     | 0                    | 0.75           | 0             |
| LVC MOS, 1.2V                                                   | LVC MOS12                       | 1M                     | 0                    | 0.6            | 0             |
| PCI (Peripheral Component Interface)<br>33 MHz and 66 MHz, 3.3V | PCI33_3, PCI66_3 (rising edge)  | 25                     | 10 <sup>(2)</sup>    | 0.94           | 0             |
|                                                                 | PCI33_3, PCI66_3 (falling edge) | 25                     | 10 <sup>(2)</sup>    | 2.03           | 3.3           |
| HSTL (High-Speed Transceiver Logic), Class I                    | HSTL_I                          | 50                     | 0                    | $V_{REF}$      | 0.75          |
| HSTL, Class II                                                  | HSTL_II                         | 25                     | 0                    | $V_{REF}$      | 0.75          |
| HSTL, Class III                                                 | HSTL_III                        | 50                     | 0                    | 0.9            | 1.5           |
| HSTL, Class I, 1.8V                                             | HSTL_I_18                       | 50                     | 0                    | $V_{REF}$      | 0.9           |
| HSTL, Class II, 1.8V                                            | HSTL_II_18                      | 25                     | 0                    | $V_{REF}$      | 0.9           |
| HSTL, Class III, 1.8V                                           | HSTL_III_18                     | 50                     | 0                    | 1.1            | 1.8           |
| SSTL (Stub Series Terminated Logic), Class I, 1.8V              | SSTL18_I                        | 50                     | 0                    | $V_{REF}$      | 0.9           |
| SSTL, Class II, 1.8V                                            | SSTL18_II                       | 25                     | 0                    | $V_{REF}$      | 0.9           |
| SSTL, Class I, 2.5V                                             | SSTL2_I                         | 50                     | 0                    | $V_{REF}$      | 1.25          |

Table 33: Spartan-6 FPGA V<sub>CCO</sub>/GND Pairs per Bank

| Package  | Devices            | Description                 | Bank 0 | Bank 1 | Bank 2 | Bank 3 | Bank 4 | Bank 5 |
|----------|--------------------|-----------------------------|--------|--------|--------|--------|--------|--------|
| TQG144   | LX                 | V <sub>CCO</sub> /GND Pairs | 3      | 3      | 2      | 3      | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 8      | 8      | 13     | 8      | N/A    | N/A    |
| CPG196   | LX                 | V <sub>CCO</sub> /GND Pairs | 4      | 6      | 4      | 6      | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 6      | 4      | 7      | 4      | N/A    | N/A    |
| CSG225   | LX                 | V <sub>CCO</sub> /GND Pairs | 4      | 4      | 4      | 4      | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 10     | 10     | 9      | 10     | N/A    | N/A    |
| FT(G)256 | LX                 | V <sub>CCO</sub> /GND Pairs | 5      | 6      | 4      | 5      | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 8      | 9      | 9      | 10     | N/A    | N/A    |
| CSG324   | LX                 | V <sub>CCO</sub> /GND Pairs | 6      | 6      | 6      | 6      | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 10     | 9      | 10     | 9      | N/A    | N/A    |
|          | LXT                | V <sub>CCO</sub> /GND Pairs | 4      | 6      | 6      | 6      | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 4      | 9      | 10     | 9      | N/A    | N/A    |
| CS(G)484 | LX                 | V <sub>CCO</sub> /GND Pairs | 8      | 13     | 8      | 13     | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 7      | 8      | 7      | 8      | N/A    | N/A    |
|          | LXT                | V <sub>CCO</sub> /GND Pairs | 7      | 12     | 8      | 13     | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 5      | 8      | 6      | 8      | N/A    | N/A    |
| FG(G)484 | LX                 | V <sub>CCO</sub> /GND Pairs | 10     | 10     | 11     | 11     | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 6      | 8      | 9      | 8      | N/A    | N/A    |
|          | LXT                | V <sub>CCO</sub> /GND Pairs | 6      | 10     | 11     | 10     | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 7      | 8      | 7      | 8      | N/A    | N/A    |
| FG(G)676 | LX45               | V <sub>CCO</sub> /GND Pairs | 12     | 15     | 10     | 16     | N/A    | N/A    |
|          |                    | Maximum I/O per Pair        | 3      | 7      | 8      | 7      | N/A    | N/A    |
|          | LX75, LX100, LX150 | V <sub>CCO</sub> /GND Pairs | 12     | 9      | 10     | 10     | 6      | 6      |
|          |                    | Maximum I/O per Pair        | 9      | 10     | 9      | 9      | 8      | 9      |
|          | LXT                | V <sub>CCO</sub> /GND Pairs | 10     | 8      | 10     | 8      | 7      | 7      |
|          |                    | Maximum I/O per Pair        | 8      | 7      | 8      | 8      | 7      | 7      |
| FG(G)900 | LX                 | V <sub>CCO</sub> /GND Pairs | 17     | 14     | 17     | 14     | 7      | 8      |
|          |                    | Maximum I/O per Pair        | 7      | 6      | 7      | 8      | 7      | 6      |
|          | LXT                | V <sub>CCO</sub> /GND Pairs | 15     | 14     | 13     | 14     | 7      | 8      |
|          |                    | Maximum I/O per Pair        | 7      | 6      | 8      | 8      | 7      | 6      |

Table 34: SSO Limit per V<sub>CCO</sub>/GND Pair (Cont'd)

| V <sub>CCO</sub> | I/O Standard                   | Drive | Slew    | SSO Limit per V <sub>CCO</sub> /GND Pair                       |          |                                                                       |              |
|------------------|--------------------------------|-------|---------|----------------------------------------------------------------|----------|-----------------------------------------------------------------------|--------------|
|                  |                                |       |         | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 |          | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 |              |
|                  |                                |       |         | Bank 0/2                                                       | Bank 1/3 | Bank 0/2                                                              | Bank 1/3/4/5 |
| 1.5V             | LVCMOS15, LVCMOS15_JEDEC       | 2     | Fast    | 33                                                             | 40       | 33                                                                    | 41           |
|                  |                                |       | Slow    | 57                                                             | 62       | 57                                                                    | 56           |
|                  |                                |       | QuietIO | 70                                                             | 67       | 70                                                                    | 66           |
|                  |                                | 4     | Fast    | 19                                                             | 21       | 19                                                                    | 21           |
|                  |                                |       | Slow    | 30                                                             | 30       | 30                                                                    | 24           |
|                  |                                |       | QuietIO | 38                                                             | 33       | 38                                                                    | 30           |
|                  |                                | 6     | Fast    | 14                                                             | 16       | 14                                                                    | 16           |
|                  |                                |       | Slow    | 18                                                             | 19       | 18                                                                    | 17           |
|                  |                                |       | QuietIO | 27                                                             | 24       | 27                                                                    | 21           |
|                  |                                | 8     | Fast    | 11                                                             | 13       | 11                                                                    | 12           |
|                  |                                |       | Slow    | 16                                                             | 16       | 16                                                                    | 14           |
|                  |                                |       | QuietIO | 23                                                             | 20       | 23                                                                    | 17           |
|                  |                                | 12    | Fast    | N/A                                                            | 5        | N/A                                                                   | 4            |
|                  |                                |       | Slow    | N/A                                                            | 8        | N/A                                                                   | 5            |
|                  |                                |       | QuietIO | N/A                                                            | 10       | N/A                                                                   | 9            |
|                  |                                | 16    | Fast    | N/A                                                            | 5        | N/A                                                                   | 4            |
|                  |                                |       | Slow    | N/A                                                            | 8        | N/A                                                                   | 8            |
|                  |                                |       | QuietIO | N/A                                                            | 10       | N/A                                                                   | 9            |
|                  | HSTL_I                         |       |         | 9                                                              | 10       | 9                                                                     | 10           |
|                  | HSTL_II                        |       |         | N/A                                                            | 5        | N/A                                                                   | 6            |
|                  | HSTL_III                       |       |         | 7                                                              | 9        | 7                                                                     | 9            |
|                  | DIFF_HSTL_I                    |       |         | 27                                                             | 30       | 27                                                                    | 30           |
|                  | DIFF_HSTL_II                   |       |         | N/A                                                            | 15       | N/A                                                                   | 18           |
|                  | DIFF_HSTL_III                  |       |         | 21                                                             | 27       | 21                                                                    | 27           |
|                  | SSTL_15_II <sup>(3)</sup>      |       |         | N/A                                                            | 5        | N/A                                                                   | 4            |
|                  | DIFF_SSTL_15_II <sup>(3)</sup> |       |         | N/A                                                            | 15       | N/A                                                                   | 12           |

Table 34: SSO Limit per V<sub>CCO</sub>/GND Pair (Cont'd)

| V <sub>CCO</sub> | I/O Standard | Drive | Slew    | SSO Limit per V <sub>CCO</sub> /GND Pair                       |          |                                                                       |              |
|------------------|--------------|-------|---------|----------------------------------------------------------------|----------|-----------------------------------------------------------------------|--------------|
|                  |              |       |         | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 |          | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 |              |
|                  |              |       |         | Bank 0/2                                                       | Bank 1/3 | Bank 0/2                                                              | Bank 1/3/4/5 |
| 3.3V             | LVCMOS33     | 2     | Fast    | 42                                                             | 46       | 42                                                                    | 44           |
|                  |              |       | Slow    | 50                                                             | 55       | 50                                                                    | 49           |
|                  |              |       | QuietIO | 60                                                             | 68       | 60                                                                    | 60           |
|                  |              | 4     | Fast    | 21                                                             | 27       | 21                                                                    | 25           |
|                  |              |       | Slow    | 32                                                             | 37       | 32                                                                    | 32           |
|                  |              |       | QuietIO | 39                                                             | 42       | 39                                                                    | 37           |
|                  |              | 6     | Fast    | 14                                                             | 19       | 14                                                                    | 17           |
|                  |              |       | Slow    | 19                                                             | 25       | 19                                                                    | 22           |
|                  |              |       | QuietIO | 29                                                             | 30       | 29                                                                    | 25           |
|                  |              | 8     | Fast    | 11                                                             | 15       | 11                                                                    | 14           |
|                  |              |       | Slow    | 15                                                             | 20       | 15                                                                    | 18           |
|                  |              |       | QuietIO | 25                                                             | 24       | 25                                                                    | 20           |
|                  |              | 12    | Fast    | 1                                                              | 3        | 1                                                                     | 1            |
|                  |              |       | Slow    | 2                                                              | 5        | 2                                                                     | 2            |
|                  |              |       | QuietIO | 4                                                              | 9        | 4                                                                     | 7            |
|                  |              | 16    | Fast    | 1                                                              | 2        | 1                                                                     | 1            |
|                  |              |       | Slow    | 1                                                              | 5        | 1                                                                     | 1            |
|                  |              |       | QuietIO | 3                                                              | 10       | 3                                                                     | 8            |
|                  |              | 24    | Fast    | 1                                                              | 2        | 1                                                                     | 1            |
|                  |              |       | Slow    | 2                                                              | 5        | 2                                                                     | 1            |
|                  |              |       | QuietIO | 7                                                              | 9        | 7                                                                     | 7            |

## Input Serializer/Deserializer Switching Characteristics

Table 37: ISERDES2 Switching Characteristics

| Symbol                                                    | Description                                                       | Speed Grade    |                |                |                | Units |
|-----------------------------------------------------------|-------------------------------------------------------------------|----------------|----------------|----------------|----------------|-------|
|                                                           |                                                                   | -3             | -3N            | -2             | -1L            |       |
| Setup/Hold for Control Lines                              |                                                                   |                |                |                |                |       |
| T <sub>ISCKC_BITSIP</sub> / T <sub>ISCKC_BITSIP</sub>     | BITSIP pin Setup/Hold with respect to CLKDIV                      | 0.16/<br>−0.09 | 0.20/<br>−0.09 | 0.31/<br>−0.09 | 0.34/<br>−0.14 | ns    |
| T <sub>ISCKC_CE</sub> / T <sub>ISCKC_CE</sub>             | CE pin Setup/Hold with respect to CLK                             | 0.71/<br>−0.47 | 0.71/<br>−0.42 | 0.97/<br>−0.42 | 1.39/<br>−0.71 | ns    |
| Setup/Hold for Data Lines                                 |                                                                   |                |                |                |                |       |
| T <sub>ISDCK_D</sub> / T <sub>ISCKD_D</sub>               | D pin Setup/Hold with respect to CLK                              | 0.24/<br>−0.15 | 0.25/<br>−0.05 | 0.29/<br>−0.05 | 0.09/<br>−0.05 | ns    |
| T <sub>ISDCK_DDLY</sub> / T <sub>ISCKD_DDLY</sub>         | DDLY pin Setup/Hold with respect to CLK (using IODELAY2)          | −0.25/<br>0.30 | −0.25/<br>0.42 | −0.25/<br>0.56 | −0.54/<br>0.67 | ns    |
| T <sub>ISDCK_D_DDR</sub> / T <sub>ISCKD_D_DDR</sub>       | D pin Setup/Hold with respect to CLK at DDR mode                  | −0.03/<br>0.04 | −0.03/<br>0.16 | −0.03/<br>0.18 | −0.05/<br>0.12 | ns    |
| T <sub>ISDCK_DDLY_DDR</sub> / T <sub>ISCKD_DDLY_DDR</sub> | D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY2) | −0.40/<br>0.48 | −0.40/<br>0.53 | −0.40/<br>0.71 | −0.71/<br>0.86 | ns    |
| Sequential Delays                                         |                                                                   |                |                |                |                |       |
| T <sub>ISCKO_Q</sub>                                      | CLKDIV to out at Q pin                                            | 1.30           | 1.44           | 2.02           | 2.22           | ns    |
| F <sub>CLKDIV</sub>                                       | CLKDIV maximum frequency                                          | 270            | 262.5          | 250            | 125            | MHz   |

## Output Serializer/Deserializer Switching Characteristics

Table 38: OSERDES2 Switching Characteristics

| Symbol                                                    | Description                               | Speed Grade    |                |                |                | Units |
|-----------------------------------------------------------|-------------------------------------------|----------------|----------------|----------------|----------------|-------|
|                                                           |                                           | -3             | -3N            | -2             | -1L            |       |
| Setup/Hold                                                |                                           |                |                |                |                |       |
| T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>                | D input Setup/Hold with respect to CLKDIV | −0.03/<br>1.02 | −0.03/<br>1.17 | −0.03/<br>1.27 | −0.02/<br>0.23 | ns    |
| T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup> | T input Setup/Hold with respect to CLK    | −0.05/<br>1.03 | −0.05/<br>1.13 | −0.05/<br>1.23 | −0.05/<br>0.24 | ns    |
| T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>            | OCE input Setup/Hold with respect to CLK  | 0.12/<br>−0.03 | 0.15/<br>−0.03 | 0.24/<br>−0.03 | 0.28/<br>−0.17 | ns    |
| T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>            | TCE input Setup/Hold with respect to CLK  | 0.14/<br>−0.08 | 0.17/<br>−0.08 | 0.27/<br>−0.08 | 0.31/<br>−0.16 | ns    |
| Sequential Delays                                         |                                           |                |                |                |                |       |
| T <sub>OSCKO_OQ</sub>                                     | Clock to out from CLK to OQ               | 0.94           | 1.11           | 1.51           | 1.89           | ns    |
| T <sub>OSCKO_TQ</sub>                                     | Clock to out from CLK to TQ               | 0.94           | 1.11           | 1.51           | 1.91           | ns    |
| F <sub>CLKDIV</sub>                                       | CLKDIV maximum frequency                  | 270            | 262.5          | 250            | 125            | MHz   |

**Notes:**

1.  $T_{OSDCK\_T2} / T_{OSCKD\_T2}$  (T input setup/hold with respect to CLKDIV) are reported as  $T_{OSDCK\_T} / T_{OSCKD\_T}$  in TRACE report.

## DSP48A1 Switching Characteristics

Table 44: DSP48A1 Switching Characteristics

| Symbol                                                                         | Description                                                     | Pre-adder | Multiplier | Post-adder | Speed Grade    |                |                |                 | Units |
|--------------------------------------------------------------------------------|-----------------------------------------------------------------|-----------|------------|------------|----------------|----------------|----------------|-----------------|-------|
|                                                                                |                                                                 |           |            |            | -3             | -3N            | -2             | -1L             |       |
| Setup and Hold Times of Data/Control Pins to the Input Register Clock          |                                                                 |           |            |            |                |                |                |                 |       |
| T <sub>DSPDCK_A_A1REG</sub> /<br>T <sub>DSPCKD_A_A1REG</sub>                   | A input to A1 register CLK                                      | N/A       | N/A        | N/A        | 0.15/<br>0.09  | 0.17/<br>0.09  | 0.17/<br>0.09  | 0.32/<br>0.09   | ns    |
| T <sub>DSPDCK_D_B1REG</sub> /<br>T <sub>DSPCKD_D_B1REG</sub>                   | D input to B1 register CLK                                      | Yes       | N/A        | N/A        | 1.90/<br>−0.07 | 1.95/<br>−0.07 | 1.95/<br>−0.07 | 2.82/<br>−0.07  | ns    |
| T <sub>DSPDCK_C_CREG</sub> /<br>T <sub>DSPCKD_C_CREG</sub>                     | C input to C register CLK<br>for XC devices                     | N/A       | N/A        | N/A        | 0.11/<br>0.15  | 0.13/<br>0.15  | 0.13/<br>0.15  | 0.24/<br>0.09   | ns    |
|                                                                                | C input to C register CLK<br>for XA and XQ devices              |           |            |            | 0.11/<br>0.19  | N/A            | 0.13/<br>0.23  | 0.24/<br>0.09   |       |
| T <sub>DSPDCK_D_DREG</sub> /<br>T <sub>DSPCKD_D_DREG</sub>                     | D input to D register CLK<br>for XC devices                     | N/A       | N/A        | N/A        | 0.09/<br>0.15  | 0.10/<br>0.15  | 0.10/<br>0.15  | 0.19/<br>0.12   | ns    |
|                                                                                | D input to D register CLK<br>for XA and XQ devices              |           |            |            | 0.09/<br>0.23  | N/A            | 0.10/<br>0.27  | 0.19/<br>0.12   |       |
| T <sub>DSPDCK_OPMODE_B1REG</sub> /<br>T <sub>DSPCKD_OPMODE_B1REG</sub>         | OPMODE input to B1 register CLK                                 | Yes       | N/A        | N/A        | 1.97/<br>0.01  | 2.00/<br>0.01  | 2.00/<br>0.01  | 2.85/<br>0.01   | ns    |
| T <sub>DSPDCK_OPMODE_OPMODEREG</sub> /<br>T <sub>DSPCKD_OPMODE_OPMODEREG</sub> | OPMODE input to OPMODE<br>register CLK for XC devices           | N/A       | N/A        | N/A        | 0.18/<br>0.12  | 0.21/<br>0.12  | 0.21/<br>0.12  | 0.40/<br>0.12   | ns    |
|                                                                                | OPMODE input to OPMODE<br>register CLK for XA and XQ<br>devices |           |            |            | 0.18/<br>0.16  | N/A            | 0.21/<br>0.22  | 0.40/<br>0.12   |       |
| Setup and Hold Times of Data Pins to the Pipeline Register Clock               |                                                                 |           |            |            |                |                |                |                 |       |
| T <sub>DSPDCK_A_MREG</sub> /<br>T <sub>DSPCKD_A_MREG</sub>                     | A input to M register CLK                                       | N/A       | Yes        | N/A        | 3.06/<br>−0.40 | 3.51/<br>−0.40 | 3.51/<br>−0.40 | 3.97/<br>−0.40  | ns    |
| T <sub>DSPDCK_B_MREG</sub> /<br>T <sub>DSPCKD_B_MREG</sub>                     | B input to M register CLK                                       | Yes       | Yes        | N/A        | 3.96/<br>−0.68 | 4.58/<br>−0.68 | 4.58/<br>−0.68 | 7.00/<br>−0.68  | ns    |
| T <sub>DSPDCK_D_MREG</sub> /<br>T <sub>DSPCKD_D_MREG</sub>                     | D input to M register CLK                                       | Yes       | Yes        | N/A        | 4.23/<br>−0.56 | 4.80/<br>−0.56 | 4.80/<br>−0.56 | 6.84/<br>−0.56  | ns    |
| T <sub>DSPDCK_OPMODE_MREG</sub> /<br>T <sub>DSPCKD_OPMODE_MREG</sub>           | OPMODE to M register CLK                                        | Yes       | Yes        | N/A        | 4.18/<br>−0.48 | 4.80/<br>−0.48 | 4.80/<br>−0.48 | 6.88/<br>−0.48  | ns    |
|                                                                                |                                                                 | No        | Yes        | N/A        | 2.37/<br>−0.48 | 2.70/<br>−0.48 | 2.70/<br>−0.48 | 4.28/<br>−0.48  | ns    |
| Setup and Hold Times of Data/Control Pins to the Output Register Clock         |                                                                 |           |            |            |                |                |                |                 |       |
| T <sub>DSPDCK_A_PREG</sub> /<br>T <sub>DSPCKD_A_PREG</sub>                     | A input to P register CLK                                       | N/A       | Yes        | Yes        | 4.32/<br>−0.76 | 5.06/<br>−0.76 | 5.06/<br>−0.76 | 7.52/<br>−0.76  | ns    |
| T <sub>DSPDCK_B_PREG</sub> /<br>T <sub>DSPCKD_B_PREG</sub>                     | B input to P register CLK                                       | Yes       | Yes        | Yes        | 5.87/<br>−0.59 | 6.87/<br>−0.59 | 6.87/<br>−0.59 | 10.55/<br>−0.59 | ns    |
|                                                                                |                                                                 | No        | Yes        | Yes        | 4.14/<br>−0.93 | 4.68/<br>−0.93 | 4.68/<br>−0.93 | 8.12/<br>−0.93  | ns    |
| T <sub>DSPDCK_C_PREG</sub> /<br>T <sub>DSPCKD_C_PREG</sub>                     | C input to P register CLK                                       | N/A       | N/A        | Yes        | 2.20/<br>−0.23 | 2.25/<br>−0.23 | 2.25/<br>−0.23 | 3.27/<br>−0.23  | ns    |
| T <sub>DSPDCK_D_PREG</sub> /<br>T <sub>DSPCKD_D_PREG</sub>                     | D input to P register CLK                                       | Yes       | Yes        | Yes        | 5.90/<br>−0.92 | 6.91/<br>−0.92 | 6.91/<br>−0.92 | 10.39/<br>−0.92 | ns    |

Table 44: DSP48A1 Switching Characteristics (Cont'd)

| Symbol                                                               | Description                    | Pre-adder | Multiplier | Post-adder        | Speed Grade    |                |                |                 | Units |
|----------------------------------------------------------------------|--------------------------------|-----------|------------|-------------------|----------------|----------------|----------------|-----------------|-------|
|                                                                      |                                |           |            |                   | -3             | -3N            | -2             | -1L             |       |
| T <sub>DSPDCK_OPMODE_PREG</sub> /<br>T <sub>DSPCKD_OPMODE_PREG</sub> | OPMODE input to P register CLK | Yes       | Yes        | Yes               | 6.21/<br>−0.84 | 7.27/<br>−0.84 | 7.27/<br>−0.84 | 10.43/<br>−0.84 | ns    |
|                                                                      |                                | No        | Yes        | Yes               | 1.69/<br>−0.87 | 1.98/<br>−0.87 | 1.98/<br>−0.87 | 3.62/<br>−0.87  | ns    |
|                                                                      |                                | No        | No         | Yes               | 2.09/<br>−0.22 | 2.30/<br>−0.22 | 2.30/<br>−0.22 | 3.79/<br>−0.22  | ns    |
| Clock to Out from Output Register Clock to Output Pin                |                                |           |            |                   |                |                |                |                 |       |
| T <sub>DSPCKO_P_PREG</sub>                                           | CLK (PREG) to P output         | N/A       | N/A        | N/A               | 1.20           | 1.34           | 1.34           | 1.90            | ns    |
| Clock to Out from Pipeline Register Clock to Output Pins             |                                |           |            |                   |                |                |                |                 |       |
| T <sub>DSPCKO_P_MREG</sub>                                           | CLK (MREG) to P output         | N/A       | N/A        | Yes               | 3.38           | 3.95           | 3.95           | 5.83            | ns    |
| Clock to Out from Input Register Clock to Output Pins                |                                |           |            |                   |                |                |                |                 |       |
| T <sub>DSPCKO_P_A1REG</sub>                                          | CLK (A1REG) to P output        | N/A       | Yes        | Yes               | 5.02           | 5.87           | 5.87           | 9.65            | ns    |
| T <sub>DSPCKO_P_B1REG</sub>                                          | CLK (B1REG) to P output        | N/A       | Yes        | Yes               | 5.02           | 5.87           | 5.87           | 9.63            | ns    |
| T <sub>DSPCKO_P_CREG</sub>                                           | CLK (CREG) to P output         | N/A       | N/A        | Yes               | 3.12           | 3.64           | 3.64           | 5.24            | ns    |
| T <sub>DSPCKO_P_DREG</sub>                                           | CLK (DREG) to P output         | Yes       | Yes        | Yes               | 6.77           | 7.92           | 7.92           | 12.53           | ns    |
| Combinatorial Delays from Input Pins to Output Pins                  |                                |           |            |                   |                |                |                |                 |       |
| T <sub>DSPDO_A_P</sub>                                               | A input to P output            | N/A       | No         | Yes               | 2.85           | 3.33           | 3.33           | 4.73            | ns    |
|                                                                      |                                | N/A       | Yes        | No <sup>(2)</sup> | 3.35           | 3.93           | 3.93           | 6.74            | ns    |
|                                                                      |                                | N/A       | Yes        | Yes               | 4.56           | 5.22           | 5.22           | 8.94            | ns    |
| T <sub>DSPDO_B_P</sub>                                               | B input to P output            | Yes       | No         | No <sup>(2)</sup> | 3.22           | 3.76           | 3.76           | 5.55            | ns    |
|                                                                      |                                | Yes       | Yes        | No <sup>(2)</sup> | 6.01           | 6.54           | 6.54           | 9.76            | ns    |
|                                                                      |                                | Yes       | Yes        | Yes               | 6.27           | 7.34           | 7.34           | 11.96           | ns    |
| T <sub>DSPDO_C_P</sub>                                               | C input to P output            | N/A       | N/A        | Yes               | 2.69           | 3.15           | 3.15           | 4.68            | ns    |
| T <sub>DSPDO_D_P</sub>                                               | D input to P output            | Yes       | Yes        | Yes               | 6.31           | 7.38           | 7.38           | 11.81           | ns    |
| T <sub>DSPDO_OPMODE_P</sub>                                          | OPMODE input to P output       | Yes       | Yes        | Yes               | 6.43           | 7.52           | 7.52           | 11.84           | ns    |
|                                                                      |                                | No        | Yes        | Yes               | 4.84           | 5.66           | 5.66           | 9.25            | ns    |
|                                                                      |                                | No        | No         | Yes               | 3.11           | 3.49           | 3.49           | 5.03            | ns    |
| Maximum Frequency                                                    |                                |           |            |                   |                |                |                |                 |       |
| F <sub>MAX</sub>                                                     | All registers used             | Yes       | Yes        | Yes               | 390            | 333            | 333            | 213             | MHz   |

**Notes:**

1. A Yes signifies that the component is in the path. A No signifies that the component is being bypassed. N/A signifies not applicable because no path exists.
2. Implemented in the post-adder by adding to zero.

Table 45: Device DNA Interface Port Switching Characteristics

| Symbol                             | Description                                            | Speed Grade |     |    |     | Units    |
|------------------------------------|--------------------------------------------------------|-------------|-----|----|-----|----------|
|                                    |                                                        | -3          | -3N | -2 | -1L |          |
| T <sub>DNASSU</sub>                | Setup time on SHIFT before the rising edge of CLK      | 7           |     |    |     | ns, Min  |
| T <sub>DNASH</sub>                 | Hold time on SHIFT after the rising edge of CLK        | 1           |     |    |     | ns, Min  |
| T <sub>DNADSU</sub>                | Setup time on DIN before the rising edge of CLK        | 7           |     |    |     | ns, Min  |
| T <sub>DNADH</sub>                 | Hold time on DIN after the rising edge of CLK          | 1           |     |    |     | ns, Min  |
| T <sub>DNARSU</sub>                | Setup time on READ before the rising edge of CLK       | 7           |     |    |     | ns, Min  |
|                                    |                                                        | 1,000       |     |    |     | ns, Max  |
| T <sub>DNARH</sub>                 | Hold time on READ after the rising edge of CLK         | 1           |     |    |     | ns, Min  |
| T <sub>DNADCKO</sub>               | Clock-to-output delay on DOUT after rising edge of CLK | 0.5         |     |    |     | ns, Min  |
|                                    |                                                        | 6           |     |    |     | ns, Max  |
| T <sub>DNACKF</sub> <sup>(2)</sup> | CLK frequency                                          | 2           |     |    |     | MHz, Max |
| T <sub>DNACKL</sub>                | CLK Low time                                           | 50          |     |    |     | ns, Min  |
| T <sub>DNACKH</sub>                | CLK High time                                          | 50          |     |    |     | ns, Min  |

**Notes:**

1. The minimum READ pulse width is 8 ns, the maximum READ pulse width is 1  $\mu$ s.
2. Also applies to TCK when reading DNA through the boundary-scan port.

Table 46: Suspend Mode Switching Characteristics

| Symbol                         | Description                                                                                                                                                          | Min | Max  | Units   |
|--------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|------|---------|
| <b>Entering Suspend Mode</b>   |                                                                                                                                                                      |     |      |         |
| T <sub>SUSPENDHIGH_AWAKE</sub> | Rising edge of SUSPEND pin to falling edge of AWAKE pin without glitch filter                                                                                        | 2.5 | 14   | ns      |
| T <sub>SUSPENDFILTER</sub>     | Adjustment to SUSPEND pin rising edge parameters when glitch filter enabled                                                                                          | 31  | 430  | ns      |
| T <sub>SUSPEND_GWE</sub>       | Rising edge of SUSPEND pin until FPGA output pins drive their defined SUSPEND constraint behavior (without glitch filter)                                            | –   | 15   | ns      |
| T <sub>SUSPEND_GTS</sub>       | Rising edge of SUSPEND pin to write-protect lock on all writable clocked elements (without glitch filter)                                                            | –   | 15   | ns      |
| T <sub>SUSPEND_DISABLE</sub>   | Rising edge of the SUSPEND pin to FPGA input pins and interconnect disabled (without glitch filter)                                                                  | –   | 1500 | ns      |
| <b>Exiting Suspend Mode</b>    |                                                                                                                                                                      |     |      |         |
| T <sub>SUSPENDLOW_AWAKE</sub>  | Falling edge of the SUSPEND pin to rising edge of the AWAKE pin. Does not include DCM or PLL lock time.                                                              | 7   | 75   | $\mu$ s |
| T <sub>SUSPEND_ENABLE</sub>    | Falling edge of the SUSPEND pin to FPGA input pins and interconnect re-enabled                                                                                       | 7   | 41   | $\mu$ s |
| T <sub>AWAKE_GWE1</sub>        | Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <b>sw_clk:InternalClock</b> and <b>sw_gwe_cycle:1</b> .       | –   | 80   | ns      |
| T <sub>AWAKE_GWE512</sub>      | Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <b>sw_clk:InternalClock</b> and <b>sw_gwe_cycle:512</b> .     | –   | 20.5 | $\mu$ s |
| T <sub>AWAKE_GTS1</sub>        | Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <b>sw_clk:InternalClock</b> and <b>sw_gts_cycle:1</b> .   | –   | 80   | ns      |
| T <sub>AWAKE_GTS512</sub>      | Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <b>sw_clk:InternalClock</b> and <b>sw_gts_cycle:512</b> . | –   | 20.5 | $\mu$ s |
| T <sub>SCP_AWAKE</sub>         | Rising edge of SCP pins to rising edge of AWAKE pin                                                                                                                  | 7   | 75   | $\mu$ s |

# Configuration Switching Characteristics

Table 47: Configuration Switching Characteristics<sup>(1)</sup>

| Symbol                                     | Description                                                                                                                     | Speed Grade |          |          |          | Units       |
|--------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|-------------|----------|----------|----------|-------------|
|                                            |                                                                                                                                 | -3          | -3N      | -2       | -1L      |             |
| Power-up Timing Characteristics            |                                                                                                                                 |             |          |          |          |             |
| T <sub>PL</sub> <sup>(2)</sup>             | PROGRAM_B Latency                                                                                                               | 4           | 4        | 4        | 5        | ms, Max     |
| T <sub>POR</sub> <sup>(2)</sup>            | Power-on reset (50 ms ramp time) <sup>(3)</sup>                                                                                 | 5/30        | 5/34     | 5/40     | 5/40     | ms, Min/Max |
|                                            | Power-on reset (10 ms ramp time)                                                                                                | 5/25        | 5/29     | 5/35     | 5/40     | ms, Min/Max |
| T <sub>PROGRAM</sub>                       | PROGRAM_B Pulse Width                                                                                                           | 500         | 500      | 500      | 500      | ns, Min     |
| Slave Serial Mode Programming Switching    |                                                                                                                                 |             |          |          |          |             |
| T <sub>DCCK</sub> /T <sub>CCKD</sub>       | DIN Setup/Hold, slave mode                                                                                                      | 6.0/1.0     | 6.0/1.0  | 6.0/1.0  | 8.0/2.0  | ns, Min     |
| T <sub>CCO</sub>                           | CCLK to DOUT                                                                                                                    | 12          | 12       | 12       | 17       | ns, Max     |
| F <sub>SCCK</sub>                          | Slave mode external CCLK                                                                                                        | 80          | 80       | 80       | 50       | MHz, Max    |
| Slave SelectMAP Mode Programming Switching |                                                                                                                                 |             |          |          |          |             |
| T <sub>SMDCK</sub> /T <sub>SMCKD</sub>     | SelectMAP Data Setup/Hold                                                                                                       | 6.0/1.0     | 6.0/1.0  | 6.0/1.0  | 8.0/2.0  | ns, Min     |
| T <sub>SMCSCCK</sub> /T <sub>SMCKCS</sub>  | CSI_B Setup/Hold                                                                                                                | 7.0/0.0     | 7.0/0.0  | 7.0/0.0  | 9.0/2.0  | ns, Min     |
| T <sub>SMWCCK</sub> /T <sub>SMCKW</sub>    | RDWR_B Setup/Hold                                                                                                               | 17.0/1.0    | 17.0/1.0 | 17.0/1.0 | 27.0/2.0 | ns, Min     |
| T <sub>SMCKCSO</sub>                       | CSO_B clock to out                                                                                                              | 16          | 16       | 16       | 26       | ns, Max     |
| T <sub>SMCO</sub>                          | CCLK to DATA out in readback                                                                                                    | 13          | 13       | 13       | 25       | ns, Max     |
| T <sub>SMCKBY</sub>                        | CCLK to BUSY out in readback                                                                                                    | 12          | 12       | 12       | 17       | ns, Max     |
| F <sub>SMCK</sub>                          | Maximum CCLK frequency (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only)                                         | 50          | 50       | 50       | 25       | MHz, Max    |
|                                            | Maximum CCLK frequency (LX100 and LX100T in x8 mode, LX150, and LX150T only)                                                    | 40          | 40       | 40       | 20       | MHz, Max    |
|                                            | Maximum CCLK frequency (LX100 and LX100T in x16 mode only)                                                                      | 35          | 35       | 35       | 20       | MHz, Max    |
| F <sub>RBCK</sub>                          | Maximum Readback CCLK frequency, including block RAM (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only)           | 20          | 20       | 20       | 4        | MHz, Max    |
|                                            | Maximum Readback CCLK frequency, ignoring block RAM (POST_CRC) (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only) | 50          | 50       | 50       | 30       | MHz, Max    |
|                                            | Maximum Readback CCLK frequency, including block RAM (LX100, LX100T, LX150, and LX150T only)                                    | 12          | 12       | 12       | 4        | MHz, Max    |
|                                            | Maximum Readback CCLK frequency, ignoring block RAM (POST_CRC) (LX100, LX100T, LX150, and LX150T only)                          | 35          | 35       | 35       | 20       | MHz, Max    |
| Boundary-Scan Port Timing Specifications   |                                                                                                                                 |             |          |          |          |             |
| T <sub>TAPTCK</sub>                        | TMS and TDI Setup time before TCK                                                                                               | 10          | 10       | 10       | 17       | ns, Min     |
| T <sub>TCKTAP</sub>                        | TMS and TDI Hold time after TCK                                                                                                 | 5.5         | 5.5      | 5.5      | 5.5      | ns, Min     |
| T <sub>TCKTDO</sub>                        | TCK falling edge to TDO output valid                                                                                            | 6.5         | 6.5      | 6.5      | 8        | ns, Max     |
| T <sub>TCKH</sub>                          | TCK clock minimum High time                                                                                                     | 12          | 12       | 12       | 21       | ns, Min     |
| T <sub>TCKL</sub>                          | TCK clock minimum Low time                                                                                                      | 12          | 12       | 12       | 21       | ns, Min     |
| F <sub>TCK</sub>                           | Maximum configuration TCK clock frequency                                                                                       | 33          | 33       | 33       | 18       | MHz, Max    |
| F <sub>TCKB</sub>                          | Maximum boundary-scan TCK clock frequency                                                                                       | 33          | 33       | 33       | 18       | MHz, Max    |
| F <sub>TCKAES</sub>                        | Maximum AES key TCK clock frequency                                                                                             | 2           | 2        | 2        | 2        | MHz, Max    |

## DCM Switching Characteristics

Table 53: Operating Frequency Ranges and Conditions for the Delay-Locked Loop (DLL)<sup>(1)</sup>

| Symbol                                                               | Description                                                                                | Speed Grade      |                    |                  |                    |                  |                    |                  |                    | Units |  |
|----------------------------------------------------------------------|--------------------------------------------------------------------------------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|-------|--|
|                                                                      |                                                                                            | -3               |                    | -3N              |                    | -2               |                    | -1L              |                    |       |  |
|                                                                      |                                                                                            | Min              | Max                | Min              | Max                | Min              | Max                | Min              | Max                |       |  |
| Input Frequency Ranges                                               |                                                                                            |                  |                    |                  |                    |                  |                    |                  |                    |       |  |
| CLKIN_FREQ_DLL                                                       | Frequency of the CLKIN clock input when the CLKDV output is not used.                      | 5 <sup>(2)</sup> | 280 <sup>(3)</sup> | 5 <sup>(2)</sup> | 280 <sup>(3)</sup> | 5 <sup>(2)</sup> | 250 <sup>(3)</sup> | 5 <sup>(2)</sup> | 175 <sup>(3)</sup> | MHz   |  |
|                                                                      | Frequency of the CLKIN clock input when using the CLKDV output.                            | 5 <sup>(2)</sup> | 280 <sup>(3)</sup> | 5 <sup>(2)</sup> | 280 <sup>(3)</sup> | 5 <sup>(2)</sup> | 250 <sup>(3)</sup> | 5 <sup>(2)</sup> | 133 <sup>(3)</sup> | MHz   |  |
| Input Pulse Requirements                                             |                                                                                            |                  |                    |                  |                    |                  |                    |                  |                    |       |  |
| CLKIN_PULSE                                                          | CLKIN pulse width as a percentage of the CLKIN period for CLKIN_FREQ_DLL < 150 MHz         | 40               | 60                 | 40               | 60                 | 40               | 60                 | 40               | 60                 | %     |  |
|                                                                      | CLKIN pulse width as a percentage of the CLKIN period for CLKIN_FREQ_DLL > 150 MHz         | 45               | 55                 | 45               | 55                 | 45               | 55                 | 45               | 55                 | %     |  |
| Input Clock Jitter Tolerance and Delay Path Variation <sup>(4)</sup> |                                                                                            |                  |                    |                  |                    |                  |                    |                  |                    |       |  |
| CLKIN_CYC_JITT_DLL_LF                                                | Cycle-to-cycle jitter at the CLKIN input for CLKIN_FREQ_DLL < 150 MHz                      | –                | ±300               | –                | ±300               | –                | ±300               | –                | ±300               | ps    |  |
| CLKIN_CYC_JITT_DLL_HF                                                | Cycle-to-cycle jitter at the CLKIN input for CLKIN_FREQ_DLL > 150 MHz.                     | –                | ±150               | –                | ±150               | –                | ±150               | –                | ±150               | ps    |  |
| CLKIN_PER_JITT_DLL                                                   | Period jitter at the CLKIN input.                                                          | –                | ±1                 | –                | ±1                 | –                | ±1                 | –                | ±1                 | ns    |  |
| CLKFB_DELAY_VAR_EXT                                                  | Allowable variation of the off-chip feedback delay from the DCM output to the CLKFB input. | –                | ±1                 | –                | ±1                 | –                | ±1                 | –                | ±1                 | ns    |  |

**Notes:**

- DLL specifications apply when using any of the DLL outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV.
- When operating independently of the DLL, the DFS supports lower CLKIN\_FREQ\_DLL frequencies. See Table 55.
- The CLKIN\_DIVIDE\_BY\_2 attribute increases the effective input frequency range. When set to TRUE, the input clock frequency is divided by two as it enters the DCM. Input clock frequencies for the clock buffer being used can be increased up to the F<sub>MAX</sub> (see Table 48 and Table 49 for BUFG and BUFGIO2 limits). When used with CLK\_FEEDBACK=2X, the input clock frequency matches the frequency for CLK2X, and is limited to CLKOUT\_FREQ\_2X.
- CLKIN\_FREQ\_DLL input jitter beyond these limits can cause the DCM to lose LOCK, indicated by the LOCKED output deasserting. The user must then reset the DCM.
- When using both DCMs in a CMT, both DCMs must be LOCKED.

Table 59: Switching Characteristics for the Phase-Shift Clock in Variable Phase Mode<sup>(1)</sup>

| Symbol                      | Description                                                                                                                                                                                                               | Amount of Phase Shift                                           | Units |
|-----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------|-------|
| <b>Phase Shifting Range</b> |                                                                                                                                                                                                                           |                                                                 |       |
| MAX_STEPS <sup>(2)</sup>    | When CLKIN < 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period. | $\pm(\text{INTEGER}(10 \times (\text{TCLKIN} - 3 \text{ ns})))$ | steps |
|                             | When CLKIN ≥ 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period. | $\pm(\text{INTEGER}(15 \times (\text{TCLKIN} - 3 \text{ ns})))$ | steps |
| FINE_SHIFT_RANGE_MIN        | Minimum guaranteed delay for variable phase shifting.                                                                                                                                                                     | $\pm(\text{MAX\_STEPS} \times \text{DCM\_DELAY\_STEP\_MIN})$    | ps    |
| FINE_SHIFT_RANGE_MAX        | Maximum guaranteed delay for variable phase shifting                                                                                                                                                                      | $\pm(\text{MAX\_STEPS} \times \text{DCM\_DELAY\_STEP\_MAX})$    | ps    |

**Notes:**

1. The values in this table are based on the operating conditions described in Table 53 and Table 58.
2. The maximum variable phase shift range, MAX\_STEPS, is only valid when the DCM has no initial fixed-phase shifting, that is, the PHASE\_SHIFT attribute is set to 0.
3. The DCM\_DELAY\_STEP values are provided at the end of Table 54.

Table 60: Miscellaneous DCM Timing Parameters<sup>(1)</sup>

| Symbol         | Description                           | Min | Max | Units        |
|----------------|---------------------------------------|-----|-----|--------------|
| DCM_RST_PW_MIN | Minimum duration of a RST pulse width | 3   | –   | CLKIN cycles |

**Notes:**

1. This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFXDV, CLKFX180) are unaffected.

Table 61: Frequency Synthesis

| Attribute                   | Min | Max |
|-----------------------------|-----|-----|
| CLKFX_MULTIPLY (DCM_SP)     | 2   | 32  |
| CLKFX_DIVIDE (DCM_SP)       | 1   | 32  |
| CLKDV_DIVIDE (DCM_SP)       | 1.5 | 16  |
| CLKFX_MULTIPLY (DCM_CLKGEN) | 2   | 256 |
| CLKFX_DIVIDE (DCM_CLKGEN)   | 1   | 256 |
| CLKFXDV_DIVIDE (DCM_CLKGEN) | 2   | 32  |

Table 62: DCM Switching Characteristics

| Symbol                                                  | Description            | Speed Grade   |               |               |               | Units |
|---------------------------------------------------------|------------------------|---------------|---------------|---------------|---------------|-------|
|                                                         |                        | -3            | -3N           | -2            | -1L           |       |
| T <sub>DMCK_PSEN</sub> /T <sub>DMCKC_PSEN</sub>         | PSEN Setup/Hold        | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | ns    |
| T <sub>DMCK_PSINCDEC</sub> /T <sub>DMCKC_PSINCDEC</sub> | PSINCDEC Setup/Hold    | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | ns    |
| T <sub>DMCKO_PSDONE</sub>                               | Clock to out of PSDONE | 1.50          | 1.50          | 1.50          | 1.50          | ns    |

Table 72: Global Clock Setup and Hold With DCM in System-Synchronous Mode

| Symbol                                                                                                 | Description                                                                      | Device     | Speed Grade |            |            |           | Units |
|--------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------|------------|-------------|------------|------------|-----------|-------|
|                                                                                                        |                                                                                  |            | -3          | -3N        | -2         | -1L       |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVC MOS25 Standard. <sup>(1)</sup> |                                                                                  |            |             |            |            |           |       |
| T <sub>PSDCM</sub> / T <sub>PHDCM</sub>                                                                | No Delay Global Clock and IFF <sup>(2)</sup> with DCM in System-Synchronous Mode | XC6SLX4    | 1.54/0.06   | N/A        | 1.75/0.12  | 2.84/0.27 | ns    |
|                                                                                                        |                                                                                  | XC6SLX9    | 1.54/0.06   | 1.63/0.12  | 1.75/0.12  | 2.84/0.27 | ns    |
|                                                                                                        |                                                                                  | XC6SLX16   | 1.72/−0.18  | 1.87/−0.17 | 2.13/−0.17 | 2.31/0.26 | ns    |
|                                                                                                        |                                                                                  | XC6SLX25   | 1.70/−0.03  | 1.78/−0.02 | 2.00/−0.02 | 2.88/0.20 | ns    |
|                                                                                                        |                                                                                  | XC6SLX25T  | 1.70/0.07   | 1.78/0.08  | 2.00/0.08  | N/A       | ns    |
|                                                                                                        |                                                                                  | XC6SLX45   | 1.74/−0.03  | 1.84/−0.02 | 2.02/−0.02 | 2.64/0.52 | ns    |
|                                                                                                        |                                                                                  | XC6SLX45T  | 1.74/−0.01  | 1.84/0.00  | 2.02/0.00  | N/A       | ns    |
|                                                                                                        |                                                                                  | XC6SLX75   | 1.86/0.11   | 1.98/0.12  | 2.20/0.12  | 2.96/0.58 | ns    |
|                                                                                                        |                                                                                  | XC6SLX75T  | 1.86/0.11   | 1.98/0.12  | 2.20/0.12  | N/A       | ns    |
|                                                                                                        |                                                                                  | XC6SLX100  | 1.64/0.07   | 1.72/0.08  | 1.97/0.08  | 2.70/0.99 | ns    |
|                                                                                                        |                                                                                  | XC6SLX100T | 1.64/0.09   | 1.72/0.10  | 1.97/0.10  | N/A       | ns    |
|                                                                                                        |                                                                                  | XC6SLX150  | 1.53/0.39   | 1.62/0.40  | 1.82/0.40  | 2.75/1.00 | ns    |
|                                                                                                        |                                                                                  | XC6SLX150T | 1.53/0.39   | 1.62/0.40  | 1.82/0.40  | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX4    | 1.65/0.16   | N/A        | 1.75/0.26  | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX9    | 1.65/0.16   | N/A        | 1.75/0.26  | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX16   | 1.88/0.02   | N/A        | 2.13/0.03  | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX25   | 1.80/0.16   | N/A        | 2.05/0.17  | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX25T  | 1.80/0.16   | N/A        | 2.13/0.17  | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX45   | 1.75/0.12   | N/A        | 2.02/0.13  | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX45T  | 1.75/0.12   | N/A        | 2.02/0.13  | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX75   | 1.87/0.11   | N/A        | 2.20/0.12  | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX75T  | 1.87/0.11   | N/A        | 2.20/0.12  | N/A       | ns    |
|                                                                                                        |                                                                                  | XA6SLX100  | N/A         | N/A        | 2.46/0.24  | N/A       | ns    |
|                                                                                                        |                                                                                  | XQ6SLX75   | N/A         | N/A        | 2.20/0.12  | 2.96/0.58 | ns    |
|                                                                                                        |                                                                                  | XQ6SLX75T  | 1.87/0.11   | N/A        | 2.20/0.12  | N/A       | ns    |
|                                                                                                        |                                                                                  | XQ6SLX150  | N/A         | N/A        | 1.82/0.56  | 2.75/1.00 | ns    |
|                                                                                                        |                                                                                  | XQ6SLX150T | 1.65/0.55   | N/A        | 1.82/0.56  | N/A       | ns    |

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include DCM CLK0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

| Date     | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|----------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 06/14/10 | 1.5     | <p>In <a href="#">Table 2</a>, added note 5 and added temperature range to <math>V_{FS}</math> and <math>R_{FUSE}</math>. Removed speed grade delineation, revised <math>I_{RPD}</math> description, and updated note 2 in <a href="#">Table 4</a>. Added note 2 to <a href="#">Table 7</a>. Added <math>DIFF\_MOBILE\_DDR</math> to <a href="#">Table 8</a> and <a href="#">Table 10</a>. Added note 4 to <a href="#">Table 15</a>. Changed minimum <math>DV_{PPIN}</math> in <a href="#">Table 16</a>. Updated <math>F_{GTPDRCLK}</math> in <a href="#">Table 19</a>. Increased maximum <math>T_{LLSKEW}</math> in <a href="#">Table 22</a>. Updated descriptions and added data to <a href="#">Table 23</a>. Removed note 1 and added new data to the Networking Applications section in <a href="#">Table 25</a>. Updated <a href="#">Table 26</a> and <a href="#">Table 27</a> to the data in ISE v12.1 software with speed specification v1.08. In <a href="#">Table 28</a>, added <math>DIFF\_MOBILE\_DDR</math> and updated -4 speed grade data. Updated the maximum I/O pairs per bank in <a href="#">Table 33</a>. Updated note 2 on <a href="#">Table 39</a>. Revised the <math>F_{MAX}</math> in <a href="#">Table 44</a>. In <a href="#">Table 47</a>, updated description for <math>T_{SMCKCSO}</math>, revised values for <math>T_{POR}</math> and added Min value, added <math>T_{BPIICCK}</math> and <math>T_{SPIICCK}</math>. Also in <a href="#">Table 47</a>, added device dependencies to <math>F_{SMCKCK}</math> and <math>F_{RBCKCK}</math>. Updated and added data to <a href="#">Table 63</a> through <a href="#">Table 78</a>, and <a href="#">Table 81</a>. In <a href="#">Table 79</a>, added data on the XC6SLX45-FG(G)676 and revised the XC6SLX45T and XC6SLX150T values.</p> <p>The following changes to this specification are addressed in the product change notice <a href="#">XC6SLX45-FG(G)676</a>, <i>MCB Performance and JTAG Revision Code for Spartan-6 LX16 and LX45 FPGAs</i>. In <a href="#">Table 2</a>, revised the <math>V_{CCINT}</math> to add the memory controller block extended performance specifications. In <a href="#">Table 25</a>, changed the standard specifications and added extended performance specifications for the memory controller block and note 2. Added note 4 and updated values in <a href="#">Table 34</a>.</p> |
| 06/24/10 | 1.6     | <p>Production release of XC6SLX45T (-2 and -3 speed grades), XC6SLX16 and XC6SLX45 (-3 speed grade) devices which includes changes to <a href="#">Table 26</a> and <a href="#">Table 27</a> (ISE v12.1 software with speed specification v1.08).</p> <p>Added the -3N speed grade, which designates Spartan-6 devices that do not support MCB functionality. This includes changes to <a href="#">Table 2</a> (note 2), <a href="#">Table 25</a> (note 4), and <a href="#">Switching Characteristics</a> (<a href="#">Table 26</a>).</p> <p>Updated <a href="#">Simultaneously Switching Outputs</a> discussion. Added -3 speed grade values for <math>T_{TAP}</math> and <math>F_{MINCAL}</math> values in <a href="#">Table 39</a>. In <a href="#">Table 40</a>, updated <math>T_{RPW}</math> (-2 and -3 speed grade) values and <math>F_{TOG}</math> (-3 speed grade) values. In <a href="#">Table 48</a>, updated <math>T_{GIO}</math> (-2 and -3 speed grade) values. Updated -3 values in spread spectrum section of <a href="#">Table 57</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 07/16/10 | 1.7     | <p>Production release of specific devices listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v12.2 software with speed specification v1.11. Added note 4 advising designers of the patch which contains v1.11. Also updated the -1L speed specification to v1.04. Updated numerous -4 and -1L values. Added -4 <math>T_{TAP}</math> values and <math>F_{MINCAL}</math> to <a href="#">Table 39</a>. Revised <math>T_{CINCK}/T_{CKCIN}</math> in <a href="#">Table 40</a>. In <a href="#">Table 41</a>, revised <math>T_{SHCKO}</math>. In <a href="#">Table 42</a>, revised <math>T_{REQ}</math>. Added new -1L values to <a href="#">Table 47</a>. Added and updated values in <a href="#">Table 79</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 07/26/10 | 1.8     | <p>Production release of XC6SLX25, XC6SLX25T, XC6SLX100 and XC6SLX100T in the specific speed grades listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v12.2 software with speed specification v1.11. Added note 7 to <a href="#">Table 2</a> and moved <math>V_{FS}</math> and <math>R_{FUSE}</math> to a new <a href="#">Table 3</a>. Added <math>I_{HS}</math> and note 4 to <a href="#">Table 4</a>. Added note 1 to <a href="#">Table 28</a>. Added and updated SSO limits per <math>V_{CCO}/GND</math> pairs in <a href="#">Table 34</a>. Added note 3 to <a href="#">Table 47</a>. In <a href="#">Table 54</a>, removed -1L specifications for <math>CLKOUT\_PER\_JITT\_DV1/2</math> and revised <math>CLKIN\_CLKFB\_PHASE</math> and <math>CLKOUT\_PHASE\_DLL</math> values. Updated note 3 in both <a href="#">Table 56</a> and <a href="#">Table 57</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 08/23/10 | 1.9     | <p>Updated values for <math>F_{GTPRANGE1}</math>, <math>F_{GTPRANGE2}</math>, and <math>F_{GPLLMIN}</math> in <a href="#">Table 18</a>. Revised -3 and -4 values in <a href="#">Table 21</a>. Removed the -1L speed grade readback support restriction and note 3 in <a href="#">Table 47</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 11/05/10 | 1.10    | <p>Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v12.3 software with speed specification v1.12 for the -2 speed grade available in the 12.3 <i>Speed Files Patch</i>. Added note 3 advising designers of the patch which contains v1.12.</p> <p>In <a href="#">Table 2</a>, added note 4. In <a href="#">Table 4</a>, added note 2. In <a href="#">Table 10</a>, added notes 2 and 3. In <a href="#">Table 44</a>, added note 2. In <a href="#">Table 47</a>, updated symbol for <math>T_{SMWCKCK}/T_{SMCKCKW}</math>, changed -1L values for <math>T_{USERCCLKH}</math> and <math>T_{USERCCLKL}</math>, and added and revised the modes for <math>F_{MCKCK}</math> and <math>F_{SMCKCK}</math>. In <a href="#">Table 53</a>, redefined and expanded description for <math>CLKIN\_FREQ\_DLL</math> and rewrote note 3. Updated title of <a href="#">Table 58</a>. Also in <a href="#">Table 78</a>, revised <math>T_{DCD\_CLK}</math> for XC6SLX150 and XC6SLX150T. Changed description of <math>T_{PSFD}/T_{PHFD}</math> in <a href="#">Table 71</a>.</p> <p>For the -1L speed grade, updated data sheet to ISE 12.3 software with speed specification v1.05 which revised the values in the following tables: <a href="#">Table 25</a>, <a href="#">Table 28</a>, <a href="#">Table 35</a>, <a href="#">Table 36</a>, <a href="#">Table 37</a>, <a href="#">Table 40</a> through <a href="#">Table 43</a>, <a href="#">Table 48</a> through <a href="#">Table 56</a>, <a href="#">Table 62</a> through <a href="#">Table 78</a>, <a href="#">Table 80</a>, and <a href="#">Table 81</a>. Updated <a href="#">Notice of Disclaimer</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |

| Date     | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|----------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 01/10/11 | 1.11    | <p>Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v12.4 software with speed specification v1.15 for the -4, -3, -3N, and -2 speed grades. Added note 3 to <a href="#">Table 27</a>. Also updated the -1L speed grade requirements to ISE v12.4 software with speed specification v1.06. Revised -3N definition throughout the document.</p> <p>Added note 4 to <a href="#">Table 2</a> and updated note 5. Added information on <math>V_{CCINT}</math> to note 1 in <a href="#">Table 5</a>. Updated Networking Applications -3 values in <a href="#">Table 25</a> to match improvements made in ISE v12.4. In <a href="#">Table 28</a>, added note 1 and revised the <math>T_{IOTP}</math> values for LVDS_33, LVDS_25, MINI_LVDS_33, MINI_LVDS_25, RSDS_33, RSDS_25, TMDS_33, PPDS_33, and PPDS_25. Added note 3 to <a href="#">Table 55</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 02/11/11 | 1.12    | <p>As described in <a href="#">XCEN11008: Product Discontinuation Notice For Spartan-6 LXT -4 Devices</a>, the -4 speed specifications have been discontinued. As outlined in page 2 of the XCN, designers currently using -4 speed specifications should rerun timing analysis using the new -3 speed specifications before moving to a replacement device.</p> <p>Updated the networking applications section of <a href="#">Table 25</a>. Updated -2 speed specifications throughout document and added note 3 to <a href="#">Table 27</a> advising designers to use the -2 speed specification update (v1.17) with the ISE 12.4 software patch. Added <math>F_{CLKDIV}</math> to <a href="#">Table 37</a> and <a href="#">Table 38</a>. Updated note 2 in <a href="#">Table 39</a>. Updated units for <math>T_{SMCKCSO}</math> and <math>T_{BPICCO}</math> in <a href="#">Table 47</a>. Updated -1L in <a href="#">Table 71</a>. Removed Note 2: <i>Package delay information is available for these device/package combinations. This information can be used to deskew the package</i> from <a href="#">Table 79</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 03/31/11 | 2.0     | <p>Production release of XC6SLX45 in the -1L speed grades listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v13.1 software with -1L speed specification v1.06.</p> <p>In <a href="#">Table 39</a>, removed values in the -1L column and added note 3 as IODELAY2 only supports Tap0 for lower-power devices. Updated copyright <a href="#">page 1</a> and <a href="#">Notice of Disclaimer</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 05/20/11 | 2.1     | <p>Production release of XC6SLX100 and XC6SLX150 in the specific speed grades listed in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v13.1 software with -1L speed specification v1.06. Updated <a href="#">Table 27</a> and <a href="#">Note 7</a> with changes per <a href="#">XCEN11012: Speed File Change for -3N Devices</a>. Revised <a href="#">Switching Characteristics</a> section for speed specifications: v1.18 for -3, -3N, and -2; including improvements in <a href="#">Table 73</a> through <a href="#">Table 77</a> and <a href="#">Table 81</a>.</p> <p>Removed <i>Memory Controller Block</i> from the performance heading in <a href="#">Table 2</a> and revised <a href="#">Note 2</a>. In <a href="#">Table 4</a>, added <a href="#">Note 1</a> to <math>C_{IN}</math> and updated the description of <math>R_{IN\_TERM}</math>. Updated <a href="#">Note 1</a> in <a href="#">Table 5</a>. Updated <a href="#">Note 1</a> of <a href="#">Table 7</a>. In <a href="#">Table 25</a>, added and removed -1L specifications, increased the standard performance DDR3 specifications, removed the extended performance DDR3 row and updated <a href="#">Note 3</a> and <a href="#">Note 4</a>. Clarified the introductory information for <a href="#">Table 28</a> and <a href="#">Table 30</a>.</p> <p>In <a href="#">Table 32</a>: Revised <math>V_{MEAS}</math> value for LVCMOS12; revised <math>V_{REF}</math> for LVDS_25, LVDS_33, BLVDS_25, MINI_LVDS_25, MINI_LVDS_33, RSDS_25, and RSDS_33; revised <math>R_{REF}</math> for BLVDS_25 and TMDS_33; and added <a href="#">Note 4</a> and <a href="#">Note 5</a>. Updated <a href="#">Note 2</a> and <a href="#">Note 3</a> in <a href="#">Table 39</a>.</p> <p>In <a href="#">Table 47</a>, revised the values and description of <math>T_{POR}</math> including adding <a href="#">Note 3</a>. Also in <a href="#">Table 47</a>, augmented the description and added specifications for <math>F_{RBCK}</math> and removed XC6SLX4 from <math>F_{MCCK}</math> (maximum frequency, parallel mode (Master SelectMAP/BPI)). Added BUFGMUX to <a href="#">Table 48</a> title. Added <a href="#">Table 50</a>.</p> <p>In <a href="#">Table 52</a>, revised specifications for <math>T_{EXTFVAR}</math> and <math>F_{INJITTER}</math>. In <a href="#">Table 54</a> removed the 5 MHz &lt; CLKIN_FREQ_DLL parameter in the LOCK_DLL description. In both <a href="#">Table 56</a> and <a href="#">Table 57</a>, removed the 5 MHz &lt; <math>F_{CLKIN}</math> parameter in the LOCK_FX description. In <a href="#">Table 58</a>, updated description for PSCLK_FREQ and PSCLK_PULSE.</p> <p>Revised title and symbol of <a href="#">Table 70</a>, added new speed specifications for -1L, and added <a href="#">Note 2</a>. Added <a href="#">Table 71</a>.</p> |
| 07/11/11 | 2.2     | <p>Added the Automotive XA Spartan-6 and Defense-grade Spartan-6Q devices to all appropriate tables while sometimes removing the XC6S nomenclature. Added expanded temperature range (Q) to all appropriate tables. Updated <math>T_{SOL}</math> packages in <a href="#">Table 1</a>. Added <math>R_{OUT\_TERM}</math> to <a href="#">Table 4</a>. Updated <a href="#">Note 2</a> on <a href="#">Table 13</a>.</p> <p>Production release of the XC6SLX4, XC6SLX9, XC6SLX16, XC6SLX25, XC6SLX75, XQ6SLX75, and XQ6SLX150 in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v13.2 software with -1L speed specification v1.07.</p> <p>Production release of the XA6SLX16, XA6SLX25T, XA6SLX45, XA6SLX45T, XQ6SLX75, XQ6SLX75T, XQ6SLX150, and XQ6SLX150T in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v13.2 software with -2 and -3 speed specification v1.19.</p> <p>Added <a href="#">Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices(1)</a>. Updated CS(G)484 from CSG484 throughout data sheet. Clarified <a href="#">Note 3</a> in <a href="#">Table 39</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 08/08/11 | 2.3     | <p>Production release of the XA6SLX25, XA6SLX75, and XA6SLX75T in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v13.2 software with -2 and -3 speed specification v1.19.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

| Date     | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|----------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 09/14/11 | 2.4     | <p>Production release of the XA6SLX4 and XA6SLX9 devices in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v13.2 software with -2 and -3 speed specification v1.19. Added production released version of the XA6SLX100 to <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v13.3 software with -2 speed specification v1.20.</p> <p>Updated <math>R_{OUT\_TERM}</math> description in <a href="#">Table 4</a>. Fixed the LVPECL <math>V_H</math> error in <a href="#">Table 31</a>. Updated introduction in <a href="#">Simultaneously Switching Outputs</a>. Added the XA6SLX100 to <a href="#">Table 63</a> through <a href="#">Table 78</a>, and <a href="#">Table 81</a>. Added <a href="#">Note 4</a> to <a href="#">Table 78</a> because the <math>T_{CKSKEW}</math> for the XC6SLX100 is not the same as the <math>T_{CKSKEW}</math> for the XA6SLX100.</p> <p>Revised the revision history for version 1.6 dated 06/24/10. Removed the parenthetical statement about the -3N speed grade: (specifications are identical to the -3 speed grade).</p> |
| 10/17/11 | 3.0     | <p>Changed the data sheet from Preliminary Product Specification to Product Specification.</p> <p>Updated the <a href="#">Switching Characteristics, page 19</a> speed specification version ISE v13.3 software to -2 and -3 speed specification v1.20 and -1L speed specification of v1.08. Also updated <a href="#">Note 1</a> in <a href="#">Table 27</a>.</p> <p>In <a href="#">Table 43</a>, <i>Block RAM Switching Characteristics</i>, the <math>F_{MAX}</math> value for the -2 speed grade has been changed from 260 MHz to 280 MHz.</p> <p>In <a href="#">Table 54</a>, <i>Switching Characteristics for the DLL</i>, a <a href="#">Note 6</a> was added and linked to CLKIN_CLKFB_PHASE.</p>                                                                                                                                                                                                                                                                                                                                                                                     |