



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 5831 |
| Number of Logic Elements/Cells | 74637 |
| Total RAM Bits | 3170304 |
| Number of I/O | 280 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 484-BBGA |
| Supplier Device Package | 484-FBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc6slx75-l1fgg484i |

Table 3: eFUSE Programming Conditions⁽¹⁾

| Symbol | Description | Min | Typ | Max | Units |
|---------------------------|--|------|------|------|--------------------|
| V_{FS} ⁽²⁾ | External voltage supply | 3.2 | 3.3 | 3.4 | V |
| I_{FS} | V_{FS} supply current | – | – | 40 | mA |
| V_{CCAUX} | Auxiliary supply voltage relative to GND | 3.2 | 3.3 | 3.45 | V |
| R_{FUSE} ⁽³⁾ | External resistor from R_{FUSE} pin to GND | 1129 | 1140 | 1151 | Ω |
| V_{CCINT} | Internal supply voltage relative to GND | 1.14 | 1.2 | 1.26 | V |
| t_j | Temperature range | 15 | – | 85 | $^{\circ}\text{C}$ |

Notes:

1. These specifications apply during programming of the eFUSE AES key. Programming is only supported through JTAG. The AES key is only supported in the following devices: LX75, LX75T, LX100, LX100T, LX150, and LX150T.
2. When programming eFUSE, V_{FS} must be less than or equal to V_{CCAUX} . When not programming or when eFUSE is not used, Xilinx recommends connecting V_{FS} to GND. However, V_{FS} can be between GND and 3.45 V.
3. An R_{FUSE} resistor is required when programming the eFUSE AES key. When not programming or when eFUSE is not used, Xilinx recommends connecting the R_{FUSE} pin to V_{CCAUX} or GND. However, R_{FUSE} can be unconnected.

SelectIO™ Interface DC Input and Output Levels

Table 7: Recommended Operating Conditions for User I/Os Using Single-Ended Standards

| I/O Standard | V_{CCO} for Drivers ⁽¹⁾ | | | V_{REF} for Inputs | | |
|------------------------|--------------------------------------|-----------|-----------|----------------------|-----------|-----------|
| | V , Min | V , Nom | V , Max | V , Min | V , Nom | V , Max |
| LV TTL | 3.0 | 3.3 | 3.45 | | | |
| LVC MOS33 | 3.0 | 3.3 | 3.45 | | | |
| LVC MOS25 | 2.3 | 2.5 | 2.7 | | | |
| LVC MOS18 | 1.65 | 1.8 | 1.95 | | | |
| LVC MOS18_JEDEC | 1.65 | 1.8 | 1.95 | | | |
| LVC MOS15 | 1.4 | 1.5 | 1.6 | | | |
| LVC MOS15_JEDEC | 1.4 | 1.5 | 1.6 | | | |
| LVC MOS12 | 1.1 | 1.2 | 1.3 | | | |
| LVC MOS12_JEDEC | 1.1 | 1.2 | 1.3 | | | |
| PCI33_3 ⁽²⁾ | 3.0 | 3.3 | 3.45 | | | |
| PCI66_3 ⁽²⁾ | 3.0 | 3.3 | 3.45 | | | |
| I2C | 2.7 | 3.0 | 3.45 | | | |
| SMBUS | 2.7 | 3.0 | 3.45 | | | |
| SDIO | 3.0 | 3.3 | 3.45 | | | |
| MOBILE_DDR | 1.7 | 1.8 | 1.9 | | | |
| HSTL_I | 1.4 | 1.5 | 1.6 | 0.68 | 0.75 | 0.9 |
| HSTL_II | 1.4 | 1.5 | 1.6 | 0.68 | 0.75 | 0.9 |
| HSTL_III | 1.4 | 1.5 | 1.6 | – | 0.9 | – |
| HSTL_I_18 | 1.7 | 1.8 | 1.9 | 0.8 | 0.9 | 1.1 |
| HSTL_II_18 | 1.7 | 1.8 | 1.9 | – | 0.9 | – |
| HSTL_III_18 | 1.7 | 1.8 | 1.9 | – | 1.1 | – |
| SSTL3_I | 3.0 | 3.3 | 3.45 | 1.3 | 1.5 | 1.7 |
| SSTL3_II | 3.0 | 3.3 | 3.45 | 1.3 | 1.5 | 1.7 |
| SSTL2_I | 2.3 | 2.5 | 2.7 | 1.13 | 1.25 | 1.38 |
| SSTL2_II | 2.3 | 2.5 | 2.7 | 1.13 | 1.25 | 1.38 |
| SSTL18_I | 1.7 | 1.8 | 1.9 | 0.833 | 0.9 | 0.969 |
| SSTL18_II | 1.7 | 1.8 | 1.9 | 0.833 | 0.9 | 0.969 |
| SSTL15_II | 1.425 | 1.5 | 1.575 | 0.69 | 0.75 | 0.81 |

Notes:

- V_{CCO} range required when using I/O standard for an output. Also required for MOBILE_DDR, PCI33_3, LVC MOS18_JEDEC, LVC MOS15_JEDEC, and LVC MOS12_JEDEC inputs, and for LVC MOS25 inputs when $V_{CCAUX} = 3.3V$.
- For PCI systems, the transmitter and receiver should have common supplies for V_{CCO} .

In [Table 9](#) and [Table 10](#), values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Table 9: Single-Ended I/O Standard DC Input and Output Levels

| I/O Standard | V_{IL} | | V_{IH} | | V_{OL} | V_{OH} | I_{OL} | I_{OH} |
|----------------|-----------|-------------------|-------------------|-----------------|-----------------|------------------|------------------------|------------------------|
| | V , Min | V , Max | V , Min | V , Max | V , Max | V , Min | mA | mA |
| LVTTL | -0.5 | 0.8 | 2.0 | 4.1 | 0.4 | 2.4 | Note 2 | Note 2 |
| LVCMOS33 | -0.5 | 0.8 | 2.0 | 4.1 | 0.4 | $V_{CCO} - 0.4$ | Note 2 | Note 2 |
| LVCMOS25 | -0.5 | 0.7 | 1.7 | 4.1 | 0.4 | $V_{CCO} - 0.4$ | Note 2 | Note 2 |
| LVCMOS18 | -0.5 | 0.38 | 0.8 | 4.1 | 0.45 | $V_{CCO} - 0.45$ | Note 2 | Note 2 |
| LVCMOS18 (-1L) | -0.5 | 0.33 | 0.71 | 4.1 | 0.45 | $V_{CCO} - 0.45$ | Note 2 | Note 2 |
| LVCMOS18_JEDEC | -0.5 | 35% V_{CCO} | 65% V_{CCO} | 4.1 | 0.45 | $V_{CCO} - 0.45$ | Note 2 | Note 2 |
| LVCMOS15 | -0.5 | 0.38 | 0.8 | 4.1 | 25% V_{CCO} | 75% V_{CCO} | Note 3 | Note 3 |
| LVCMOS15 (-1L) | -0.5 | 0.33 | 0.71 | 4.1 | 25% V_{CCO} | 75% V_{CCO} | Note 3 | Note 3 |
| LVCMOS15_JEDEC | -0.5 | 35% V_{CCO} | 65% V_{CCO} | 4.1 | 25% V_{CCO} | 75% V_{CCO} | Note 3 | Note 3 |
| LVCMOS12 | -0.5 | 0.38 | 0.8 | 4.1 | 0.4 | $V_{CCO} - 0.4$ | Note 4 | Note 4 |
| LVCMOS12 (-1L) | -0.5 | 0.33 | 0.71 | 4.1 | 0.4 | $V_{CCO} - 0.4$ | Note 4 | Note 4 |
| LVCMOS12_JEDEC | -0.5 | 35% V_{CCO} | 65% V_{CCO} | 4.1 | 0.4 | $V_{CCO} - 0.4$ | Note 4 | Note 4 |
| PCI33_3 | -0.5 | 30% V_{CCO} | 50% V_{CCO} | $V_{CCO} + 0.5$ | 10% V_{CCO} | 90% V_{CCO} | 1.5 | -0.5 |
| PCI66_3 | -0.5 | 30% V_{CCO} | 50% V_{CCO} | $V_{CCO} + 0.5$ | 10% V_{CCO} | 90% V_{CCO} | 1.5 | -0.5 |
| I2C | -0.5 | 25% V_{CCO} | 70% V_{CCO} | 4.1 | 20% V_{CCO} | - | 3 | - |
| SMBUS | -0.5 | 0.8 | 2.1 | 4.1 | 0.4 | - | 4 | - |
| SDIO | -0.5 | 12.5% V_{CCO} | 75% V_{CCO} | 4.1 | 12.5% V_{CCO} | 75% V_{CCO} | 0.1 | -0.1 |
| MOBILE_DDR | -0.5 | 20% V_{CCO} | 80% V_{CCO} | 4.1 | 10% V_{CCO} | 90% V_{CCO} | 0.1 | -0.1 |
| HSTL_I | -0.5 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 4.1 | 0.4 | $V_{CCO} - 0.4$ | 8 | -8 |
| HSTL_II | -0.5 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 4.1 | 0.4 | $V_{CCO} - 0.4$ | 16 | -16 |
| HSTL_III | -0.5 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 4.1 | 0.4 | $V_{CCO} - 0.4$ | 24 | -8 |
| HSTL_I_18 | -0.5 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 4.1 | 0.4 | $V_{CCO} - 0.4$ | 11 | -11 |
| HSTL_II_18 | -0.5 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 4.1 | 0.4 | $V_{CCO} - 0.4$ | 22 | -22 |
| HSTL_III_18 | -0.5 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 4.1 | 0.4 | $V_{CCO} - 0.4$ | 30 | -11 |
| SSTL3_I | -0.5 | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | 4.1 | $V_{TT} - 0.6$ | $V_{TT} + 0.6$ | 8 | -8 |
| SSTL3_II | -0.5 | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | 4.1 | $V_{TT} - 0.8$ | $V_{TT} + 0.8$ | 16 | -16 |
| SSTL2_I | -0.5 | $V_{REF} - 0.15$ | $V_{REF} + 0.15$ | 4.1 | $V_{TT} - 0.61$ | $V_{TT} + 0.61$ | 8.1 | -8.1 |
| SSTL2_II | -0.5 | $V_{REF} - 0.15$ | $V_{REF} + 0.15$ | 4.1 | $V_{TT} - 0.81$ | $V_{TT} + 0.81$ | 16.2 | -16.2 |
| SSTL18_I | -0.5 | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | 4.1 | $V_{TT} - 0.47$ | $V_{TT} + 0.47$ | 6.7 | -6.7 |
| SSTL18_II | -0.5 | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | 4.1 | $V_{TT} - 0.60$ | $V_{TT} + 0.60$ | 13.4 | -13.4 |
| SSTL15_II | -0.5 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 4.1 | $V_{TT} - 0.4$ | $V_{TT} + 0.4$ | 13.4 | -13.4 |

Notes:

- Tested according to relevant specifications.
- Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.
- Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.
- Using drive strengths of 2, 4, 6, 8, or 12 mA.
- For more information, refer to [UG381: Spartan-6 FPGA SelectIO Resources User Guide](#).

eFUSE Read Endurance

Table 11 lists the minimum guaranteed number of read cycle operations for Device DNA and for the AES eFUSE key. For more information, see [UG380: Spartan-6 FPGA Configuration User Guide](#).

Table 11: eFUSE Read Endurance

| Symbol | Description | Speed Grade | | | | Units (Min) |
|------------|---|-------------|-----|------------|-----|-------------|
| | | -3 | -3N | -2 | -1L | |
| DNA_CYCLES | Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations. | | | 30,000,000 | | Read Cycles |
| AES_CYCLES | Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations. | | | 30,000,000 | | Read Cycles |

GTP Transceiver Specifications

GTP transceivers are available in the Spartan-6 LXT devices. See [DS160: Spartan-6 Family Overview](#) for more information.

GTP Transceiver DC Characteristics

Table 12: Absolute Maximum Ratings for GTP Transceivers⁽¹⁾

| Symbol | Description | Min | Max | Units |
|------------------------|--|------|------|-------|
| MGTAVCC | Analog supply voltage for the GTP transmitter and receiver circuits relative to GND | -0.5 | 1.32 | V |
| MGTAVTTX | Analog supply voltage for the GTP transmitter termination circuit relative to GND | -0.5 | 1.32 | V |
| MGTAVTTRX | Analog supply voltage for the GTP receiver termination circuit relative to GND | -0.5 | 1.32 | V |
| MGTAVCCPLL | Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND | -0.5 | 1.32 | V |
| MGTAVTTRCAL | Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom) | -0.5 | 1.32 | V |
| V _{IN} | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage | -0.5 | 1.32 | V |
| V _{MGTREFCLK} | Reference clock absolute input voltage | -0.5 | 1.32 | V |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 13: Recommended Operating Conditions for GTP Transceivers⁽¹⁾⁽²⁾⁽³⁾

| Symbol | Description | Min | Typ | Max | Units |
|-------------|--|------|------|------|-------|
| MGTAVCC | Analog supply voltage for the GTP transmitter and receiver circuits relative to GND | 1.14 | 1.20 | 1.26 | V |
| MGTAVTTX | Analog supply voltage for the GTP transmitter termination circuit relative to GND | 1.14 | 1.20 | 1.26 | V |
| MGTAVTTRX | Analog supply voltage for the GTP receiver termination circuit relative to GND | 1.14 | 1.20 | 1.26 | V |
| MGTAVCCPLL | Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND | 1.14 | 1.20 | 1.26 | V |
| MGTAVTTRCAL | Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom) | 1.14 | 1.20 | 1.26 | V |

Notes:

- Each voltage listed requires the filter circuit described in [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#).
- Voltages are specified for the temperature range of $T_j = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$.
- The voltage level of MGTAVCCPLL must not exceed the voltage level of MGTAVCC +10mV. The voltage level of MGTAVCC must not exceed the voltage level of MGTAVCCPLL.

GTP Transceiver DC Input and Output Levels

Table 16 summarizes the DC output specifications of the GTP transceivers in Spartan-6 FPGAs. Figure 1 shows the single-ended output voltage swing. Figure 2 shows the peak-to-peak differential output voltage.

Consult [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) for further details.

Table 16: GTP Transceiver DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|----------------------|---|--|----------------------------------|------------------|-----------|-------|
| DV _{PPIN} | Differential peak-to-peak input voltage | External AC coupled | 140 | — | 2000 | mV |
| V _{IN} | Absolute input voltage | DC coupled MGTAVTTRX = 1.2V | -400 | — | MGTAVTTRX | mV |
| V _{CMIN} | Common mode input voltage | DC coupled MGTAVTTRX = 1.2V | — | 3/4 MGTAVTTRX | — | mV |
| DV _{PPOUT} | Differential peak-to-peak output voltage ⁽¹⁾ | Transmitter output swing is set to maximum setting | — | — | 1000 | mV |
| V _{SEOUT} | Single-ended output voltage ⁽¹⁾ | — | — | — | 500 | mV |
| V _{CMOUTDC} | Common mode output voltage | Equation based | MGTAVTTX - V _{SEOUT} /2 | | | mV |
| R _{IN} | Differential input resistance | — | 80 | 100 | 130 | Ω |
| R _{OUT} | Differential output resistance | — | 80 | 100 | 130 | Ω |
| T _{OSKEW} | Transmitter output skew | — | — | — | 15 | ps |
| C _{EXT} | Recommended external AC coupling capacitor ⁽²⁾ | — | 75 | 100 | 200 | nF |

Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

Table 17 summarizes the DC specifications of the clock input of the GTP transceiver. Consult [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) for further details.

Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Spartan-6 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [Switching Characteristics, page 19](#).

Table 25: Interface Performances

| Description | I/O Resource | Clock Buffer | Data Width | Speed Grade | | | | Units | | |
|---|--------------------------|---------------------|-------------------|--------------------|------------------------|-----------|------------|--------------|--|--|
| | | | | -3 | -3N | -2 | -1L | | | |
| Networking Applications⁽¹⁾ | | | | | | | | | | |
| SDR LVDS transmitter or receiver | IOB SDR register | BUFG | — | 400 | 400 | 375 | 250 | Mb/s | | |
| DDR LVDS transmitter or receiver | ODDR2/IDDR2 register | 2 BUFGs | — | 800 | 800 | 750 | 500 | Mb/s | | |
| SDR LVDS transmitter | OSERDES2 | BUFPLL | 2 | 500 | 500 | 500 | 250 | Mb/s | | |
| | | | 3 | 750 | 750 | 750 | 375 | Mb/s | | |
| | | | 4-8 | 1080 | 1050 | 950 | 500 | Mb/s | | |
| DDR LVDS transmitter | OSERDES2 | 2 BUFIO2s | 2 | 500 | 500 | 500 | 250 | Mb/s | | |
| | | | 3 | 750 | 750 | 750 | 375 | Mb/s | | |
| | | | 4-8 | 1080 | 1050 | 950 | 500 | Mb/s | | |
| SDR LVDS receiver | ISERDES2 in RETIMED mode | BUFPLL | 2 | 500 | 500 | 500 | — | Mb/s | | |
| | | | 3 | 750 | 750 | 750 | — | Mb/s | | |
| | | | 4-8 | 1080 | 1050 | 950 | — | Mb/s | | |
| DDR LVDS receiver | ISERDES2 in RETIMED mode | 2 BUFIO2s | 2 | 500 | 500 | 500 | — | Mb/s | | |
| | | | 3 | 750 | 750 | 750 | — | Mb/s | | |
| | | | 4-8 | 1080 | 1050 | 950 | — | Mb/s | | |
| Memory Interfaces (Implemented using the Spartan-6 FPGA Memory Controller Block)⁽²⁾ | | | | | | | | | | |
| Standard Performance (Standard V_{CCINT}) | | | | | | | | | | |
| DDR | | | | 400 | Note 4 | 400 | 350 | Mb/s | | |
| DDR2 | | | | 667 | Note 4 | 625 | 400 | Mb/s | | |
| DDR3 | | | | 800 | Note 4 | 667 | — | Mb/s | | |
| LPDDR (Mobile_DDR) | | | | 400 | Note 4 | 400 | 350 | Mb/s | | |
| Extended Performance (Requires Extended Performance V_{CCINT})⁽³⁾ | | | | | | | | | | |
| DDR2 | | | | 800 | Note 4 | 667 | — | Mb/s | | |

Notes:

- Refer to [XAPP1064](#), *Source-Synchronous Serialization and Deserialization (up to 1050 Mb/s)* and [UG381](#), *Spartan-6 FPGA SelectIO Resources User Guide*.
- Refer to [UG388](#), *Spartan-6 FPGA Memory Controller User Guide*.
- Extended Memory Controller block performance for DDR2 can be achieved using the extended performance V_{CCINT} range from [Table 2](#).
- The LX4 device, all devices in the TQG144 and CPG196 packages, and the -3N speed grade do not support a Memory Controller Block.

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices⁽¹⁾ (Cont'd)

| I/O Standard | T _{IOP1} | | T _{IOOP} | | T _{IOTP} | | Units | |
|--------------------------|-------------------|------|-------------------|------|-------------------|------|-------|--|
| | Speed Grade | | Speed Grade | | Speed Grade | | | |
| | -3 | -2 | -3 | -2 | -3 | -2 | | |
| LVCMOS33, Slow, 6 mA | 1.41 | 1.59 | 2.79 | 2.99 | 2.79 | 2.99 | ns | |
| LVCMOS33, Slow, 8 mA | 1.41 | 1.59 | 2.79 | 2.99 | 2.79 | 2.99 | ns | |
| LVCMOS33, Slow, 12 mA | 1.41 | 1.59 | 2.53 | 2.73 | 2.53 | 2.73 | ns | |
| LVCMOS33, Slow, 16 mA | 1.41 | 1.59 | 2.45 | 2.65 | 2.45 | 2.65 | ns | |
| LVCMOS33, Slow, 24 mA | 1.41 | 1.59 | 2.42 | 2.62 | 2.42 | 2.62 | ns | |
| LVCMOS33, Fast, 2 mA | 1.41 | 1.59 | 4.05 | 4.25 | 4.05 | 4.25 | ns | |
| LVCMOS33, Fast, 4 mA | 1.41 | 1.59 | 2.66 | 2.86 | 2.66 | 2.86 | ns | |
| LVCMOS33, Fast, 6 mA | 1.41 | 1.59 | 2.46 | 2.66 | 2.46 | 2.66 | ns | |
| LVCMOS33, Fast, 8 mA | 1.41 | 1.59 | 2.21 | 2.41 | 2.21 | 2.41 | ns | |
| LVCMOS33, Fast, 12 mA | 1.41 | 1.59 | 1.80 | 2.00 | 1.80 | 2.00 | ns | |
| LVCMOS33, Fast, 16 mA | 1.41 | 1.59 | 1.80 | 2.00 | 1.80 | 2.00 | ns | |
| LVCMOS33, Fast, 24 mA | 1.41 | 1.59 | 1.80 | 2.00 | 1.80 | 2.00 | ns | |
| LVCMOS25, QUIETIO, 2 mA | 0.89 | 1.07 | 5.00 | 5.20 | 5.00 | 5.20 | ns | |
| LVCMOS25, QUIETIO, 4 mA | 0.89 | 1.07 | 3.85 | 4.05 | 3.85 | 4.05 | ns | |
| LVCMOS25, QUIETIO, 6 mA | 0.89 | 1.07 | 3.60 | 3.80 | 3.60 | 3.80 | ns | |
| LVCMOS25, QUIETIO, 8 mA | 0.89 | 1.07 | 3.34 | 3.54 | 3.34 | 3.54 | ns | |
| LVCMOS25, QUIETIO, 12 mA | 0.89 | 1.07 | 2.98 | 3.18 | 2.98 | 3.18 | ns | |
| LVCMOS25, QUIETIO, 16 mA | 0.89 | 1.07 | 2.79 | 2.99 | 2.79 | 2.99 | ns | |
| LVCMOS25, QUIETIO, 24 mA | 0.89 | 1.07 | 2.64 | 2.84 | 2.64 | 2.84 | ns | |
| LVCMOS25, Slow, 2 mA | 0.89 | 1.07 | 3.96 | 4.16 | 3.96 | 4.16 | ns | |
| LVCMOS25, Slow, 4 mA | 0.89 | 1.07 | 2.96 | 3.16 | 2.96 | 3.16 | ns | |
| LVCMOS25, Slow, 6 mA | 0.89 | 1.07 | 2.88 | 3.08 | 2.88 | 3.08 | ns | |
| LVCMOS25, Slow, 8 mA | 0.89 | 1.07 | 2.63 | 2.83 | 2.63 | 2.83 | ns | |
| LVCMOS25, Slow, 12 mA | 0.89 | 1.07 | 2.15 | 2.35 | 2.15 | 2.35 | ns | |
| LVCMOS25, Slow, 16 mA | 0.89 | 1.07 | 2.15 | 2.35 | 2.15 | 2.35 | ns | |
| LVCMOS25, Slow, 24 mA | 0.89 | 1.07 | 2.15 | 2.35 | 2.15 | 2.35 | ns | |
| LVCMOS25, Fast, 2 mA | 0.89 | 1.07 | 3.52 | 3.72 | 3.52 | 3.72 | ns | |
| LVCMOS25, Fast, 4 mA | 0.89 | 1.07 | 2.43 | 2.63 | 2.43 | 2.63 | ns | |
| LVCMOS25, Fast, 6 mA | 0.89 | 1.07 | 2.23 | 2.43 | 2.23 | 2.43 | ns | |
| LVCMOS25, Fast, 8 mA | 0.89 | 1.07 | 2.16 | 2.36 | 2.16 | 2.36 | ns | |
| LVCMOS25, Fast, 12 mA | 0.89 | 1.07 | 1.70 | 1.90 | 1.70 | 1.90 | ns | |
| LVCMOS25, Fast, 16 mA | 0.89 | 1.07 | 1.70 | 1.90 | 1.70 | 1.90 | ns | |
| LVCMOS25, Fast, 24 mA | 0.89 | 1.07 | 1.70 | 1.90 | 1.70 | 1.90 | ns | |
| LVCMOS18, QUIETIO, 2 mA | 1.25 | 1.43 | 6.11 | 6.31 | 6.11 | 6.31 | ns | |
| LVCMOS18, QUIETIO, 4 mA | 1.25 | 1.43 | 4.88 | 5.08 | 4.88 | 5.08 | ns | |
| LVCMOS18, QUIETIO, 6 mA | 1.25 | 1.43 | 4.20 | 4.40 | 4.20 | 4.40 | ns | |
| LVCMOS18, QUIETIO, 8 mA | 1.25 | 1.43 | 3.86 | 4.06 | 3.86 | 4.06 | ns | |
| LVCMOS18, QUIETIO, 12 mA | 1.25 | 1.43 | 3.49 | 3.69 | 3.49 | 3.69 | ns | |

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices⁽¹⁾ (Cont'd)

| I/O Standard | T _{IOP1} | | T _{IOP0} | | T _{IOTP} | | Units | |
|--------------------------------|-------------------|------|-------------------|------|-------------------|------|-------|--|
| | Speed Grade | | Speed Grade | | Speed Grade | | | |
| | -3 | -2 | -3 | -2 | -3 | -2 | | |
| LVCMOS15, QUIETIO, 2 mA | 1.05 | 1.23 | 5.63 | 5.83 | 5.63 | 5.83 | ns | |
| LVCMOS15, QUIETIO, 4 mA | 1.05 | 1.23 | 4.75 | 4.95 | 4.75 | 4.95 | ns | |
| LVCMOS15, QUIETIO, 6 mA | 1.05 | 1.23 | 4.21 | 4.41 | 4.21 | 4.41 | ns | |
| LVCMOS15, QUIETIO, 8 mA | 1.05 | 1.23 | 4.05 | 4.25 | 4.05 | 4.25 | ns | |
| LVCMOS15, QUIETIO, 12 mA | 1.05 | 1.23 | 3.74 | 3.94 | 3.74 | 3.94 | ns | |
| LVCMOS15, QUIETIO, 16 mA | 1.05 | 1.23 | 3.52 | 3.72 | 3.52 | 3.72 | ns | |
| LVCMOS15, Slow, 2 mA | 1.05 | 1.23 | 4.32 | 4.52 | 4.32 | 4.52 | ns | |
| LVCMOS15, Slow, 4 mA | 1.05 | 1.23 | 3.58 | 3.78 | 3.58 | 3.78 | ns | |
| LVCMOS15, Slow, 6 mA | 1.05 | 1.23 | 2.45 | 2.65 | 2.45 | 2.65 | ns | |
| LVCMOS15, Slow, 8 mA | 1.05 | 1.23 | 2.46 | 2.66 | 2.46 | 2.66 | ns | |
| LVCMOS15, Slow, 12 mA | 1.05 | 1.23 | 2.17 | 2.37 | 2.17 | 2.37 | ns | |
| LVCMOS15, Slow, 16 mA | 1.05 | 1.23 | 2.15 | 2.35 | 2.15 | 2.35 | ns | |
| LVCMOS15, Fast, 2 mA | 1.05 | 1.23 | 3.43 | 3.63 | 3.43 | 3.63 | ns | |
| LVCMOS15, Fast, 4 mA | 1.05 | 1.23 | 2.42 | 2.62 | 2.42 | 2.62 | ns | |
| LVCMOS15, Fast, 6 mA | 1.05 | 1.23 | 1.92 | 2.12 | 1.92 | 2.12 | ns | |
| LVCMOS15, Fast, 8 mA | 1.05 | 1.23 | 1.87 | 2.07 | 1.87 | 2.07 | ns | |
| LVCMOS15, Fast, 12 mA | 1.05 | 1.23 | 1.87 | 2.07 | 1.87 | 2.07 | ns | |
| LVCMOS15, Fast, 16 mA | 1.05 | 1.23 | 1.87 | 2.07 | 1.87 | 2.07 | ns | |
| LVCMOS15_JEDEC, QUIETIO, 2 mA | 1.10 | 1.28 | 5.64 | 5.84 | 5.64 | 5.84 | ns | |
| LVCMOS15_JEDEC, QUIETIO, 4 mA | 1.10 | 1.28 | 4.75 | 4.95 | 4.75 | 4.95 | ns | |
| LVCMOS15_JEDEC, QUIETIO, 6 mA | 1.10 | 1.28 | 4.21 | 4.41 | 4.21 | 4.41 | ns | |
| LVCMOS15_JEDEC, QUIETIO, 8 mA | 1.10 | 1.28 | 4.06 | 4.26 | 4.06 | 4.26 | ns | |
| LVCMOS15_JEDEC, QUIETIO, 12 mA | 1.10 | 1.28 | 3.75 | 3.95 | 3.75 | 3.95 | ns | |
| LVCMOS15_JEDEC, QUIETIO, 16 mA | 1.10 | 1.28 | 3.53 | 3.73 | 3.53 | 3.73 | ns | |
| LVCMOS15_JEDEC, Slow, 2 mA | 1.10 | 1.28 | 4.32 | 4.52 | 4.32 | 4.52 | ns | |
| LVCMOS15_JEDEC, Slow, 4 mA | 1.10 | 1.28 | 3.56 | 3.76 | 3.56 | 3.76 | ns | |
| LVCMOS15_JEDEC, Slow, 6 mA | 1.10 | 1.28 | 2.44 | 2.64 | 2.44 | 2.64 | ns | |
| LVCMOS15_JEDEC, Slow, 8 mA | 1.10 | 1.28 | 2.47 | 2.67 | 2.47 | 2.67 | ns | |
| LVCMOS15_JEDEC, Slow, 12 mA | 1.10 | 1.28 | 2.15 | 2.35 | 2.15 | 2.35 | ns | |
| LVCMOS15_JEDEC, Slow, 16 mA | 1.10 | 1.28 | 2.15 | 2.35 | 2.15 | 2.35 | ns | |
| LVCMOS15_JEDEC, Fast, 2 mA | 1.10 | 1.28 | 3.43 | 3.63 | 3.43 | 3.63 | ns | |
| LVCMOS15_JEDEC, Fast, 4 mA | 1.10 | 1.28 | 2.42 | 2.62 | 2.42 | 2.62 | ns | |
| LVCMOS15_JEDEC, Fast, 6 mA | 1.10 | 1.28 | 1.92 | 2.12 | 1.92 | 2.12 | ns | |
| LVCMOS15_JEDEC, Fast, 8 mA | 1.10 | 1.28 | 1.87 | 2.07 | 1.87 | 2.07 | ns | |
| LVCMOS15_JEDEC, Fast, 12 mA | 1.10 | 1.28 | 1.87 | 2.07 | 1.87 | 2.07 | ns | |
| LVCMOS15_JEDEC, Fast, 16 mA | 1.10 | 1.28 | 1.87 | 2.07 | 1.87 | 2.07 | ns | |
| LVCMOS12, QUIETIO, 2 mA | 0.98 | 1.16 | 6.54 | 6.74 | 6.54 | 6.74 | ns | |
| LVCMOS12, QUIETIO, 4 mA | 0.98 | 1.16 | 5.12 | 5.32 | 5.12 | 5.32 | ns | |

Table 33: Spartan-6 FPGA V_{CCO}/GND Pairs per Bank

| Package | Devices | Description | Bank 0 | Bank 1 | Bank 2 | Bank 3 | Bank 4 | Bank 5 |
|----------|--------------------|-----------------------------|--------|--------|--------|--------|--------|--------|
| TQG144 | LX | V _{CCO} /GND Pairs | 3 | 3 | 2 | 3 | N/A | N/A |
| | | Maximum I/O per Pair | 8 | 8 | 13 | 8 | N/A | N/A |
| CPG196 | LX | V _{CCO} /GND Pairs | 4 | 6 | 4 | 6 | N/A | N/A |
| | | Maximum I/O per Pair | 6 | 4 | 7 | 4 | N/A | N/A |
| CSG225 | LX | V _{CCO} /GND Pairs | 4 | 4 | 4 | 4 | N/A | N/A |
| | | Maximum I/O per Pair | 10 | 10 | 9 | 10 | N/A | N/A |
| FT(G)256 | LX | V _{CCO} /GND Pairs | 5 | 6 | 4 | 5 | N/A | N/A |
| | | Maximum I/O per Pair | 8 | 9 | 9 | 10 | N/A | N/A |
| CSG324 | LX | V _{CCO} /GND Pairs | 6 | 6 | 6 | 6 | N/A | N/A |
| | | Maximum I/O per Pair | 10 | 9 | 10 | 9 | N/A | N/A |
| | LXT | V _{CCO} /GND Pairs | 4 | 6 | 6 | 6 | N/A | N/A |
| | | Maximum I/O per Pair | 4 | 9 | 10 | 9 | N/A | N/A |
| CS(G)484 | LX | V _{CCO} /GND Pairs | 8 | 13 | 8 | 13 | N/A | N/A |
| | | Maximum I/O per Pair | 7 | 8 | 7 | 8 | N/A | N/A |
| | LXT | V _{CCO} /GND Pairs | 7 | 12 | 8 | 13 | N/A | N/A |
| | | Maximum I/O per Pair | 5 | 8 | 6 | 8 | N/A | N/A |
| FG(G)484 | LX | V _{CCO} /GND Pairs | 10 | 10 | 11 | 11 | N/A | N/A |
| | | Maximum I/O per Pair | 6 | 8 | 9 | 8 | N/A | N/A |
| | LXT | V _{CCO} /GND Pairs | 6 | 10 | 11 | 10 | N/A | N/A |
| | | Maximum I/O per Pair | 7 | 8 | 7 | 8 | N/A | N/A |
| FG(G)676 | LX45 | V _{CCO} /GND Pairs | 12 | 15 | 10 | 16 | N/A | N/A |
| | | Maximum I/O per Pair | 3 | 7 | 8 | 7 | N/A | N/A |
| | LX75, LX100, LX150 | V _{CCO} /GND Pairs | 12 | 9 | 10 | 10 | 6 | 6 |
| | | Maximum I/O per Pair | 9 | 10 | 9 | 9 | 8 | 9 |
| FG(G)900 | LXT | V _{CCO} /GND Pairs | 10 | 8 | 10 | 8 | 7 | 7 |
| | | Maximum I/O per Pair | 8 | 7 | 8 | 8 | 7 | 7 |
| | LX | V _{CCO} /GND Pairs | 17 | 14 | 17 | 14 | 7 | 8 |
| | | Maximum I/O per Pair | 7 | 6 | 7 | 8 | 7 | 6 |
| | LXT | V _{CCO} /GND Pairs | 15 | 14 | 13 | 14 | 7 | 8 |
| | | Maximum I/O per Pair | 7 | 6 | 8 | 8 | 7 | 6 |

CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 41: CLB Distributed RAM Switching Characteristics (SLICEM Only)

| Symbol | Description | Speed Grade | | | | Units |
|--|--|----------------|----------------|----------------|----------------|---------|
| | | -3 | -3N | -2 | -1L | |
| Sequential Delays | | | | | | |
| T _{SHCKO} | Clock to A – D outputs | 1.26 | 1.55 | 1.55 | 2.35 | ns, Max |
| | Clock to A – D outputs (direct output path) | 0.96 | 1.20 | 1.20 | 1.87 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | | |
| T _{DS} /T _{DH} | AX – DX or AI – DI inputs to CLK | 0.59/ 0.17 | 0.73/ 0.22 | 0.73/ 0.22 | 1.17/ 0.33 | ns, Min |
| T _{AS} /T _{AH} | Address An inputs to clock for XC devices | 0.28/ 0.35 | 0.32/ 0.42 | 0.32/ 0.42 | 0.26/ 0.71 | ns, Min |
| | Address An inputs to clock for XA and XQ devices | 0.28/ 0.51 | N/A | 0.32/ 0.51 | 0.26/ 0.71 | ns, Min |
| T _{WS} /T _{WH} | WE input to clock | 0.31/ –0.08 | 0.37/ –0.08 | 0.37/ –0.08 | 0.59/ –0.27 | ns, Min |
| T _{CECK} /T _{CKCE} | CE input to CLK | 0.31/ –0.08 | 0.37/ –0.08 | 0.37/ –0.08 | 0.59/ –0.27 | ns, Min |

CLB Shift Register Switching Characteristics (SLICEM Only)

Table 42: CLB Shift Register Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|---|----------------|----------------|----------------|----------------|---------|
| | | -3 | -3N | -2 | -1L | |
| Sequential Delays | | | | | | |
| T _{REG} | Clock to A – D outputs | 1.35 | 1.78 | 1.78 | 2.74 | ns, Max |
| | Clock to A – D outputs (direct output path) | 1.24 | 1.65 | 1.65 | 2.48 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | | |
| T _{WS} /T _{WH} | WE input to CLK | 0.20/ –0.07 | 0.24/ –0.07 | 0.24/ –0.07 | 0.29/ –0.27 | ns, Min |
| T _{CECK} /T _{CKCE} | CE input to CLK for XC devices | 0.30/ 0.30 | 0.30/ 0.38 | 0.30/ 0.38 | 0.82/ –0.41 | ns, Min |
| | CE input to CLK for XA and XQ devices | 0.32/ 0.30 | N/A | 0.40/ 0.38 | 0.82/ –0.41 | ns, Min |
| T _{DS} /T _{DH} | AX – DX or AI – DI inputs to CLK | 0.07/ 0.11 | 0.09/ 0.14 | 0.09/ 0.14 | 0.11/ 0.23 | ns, Min |

Table 47: Configuration Switching Characteristics⁽¹⁾ (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|---|-------------|---------|---------|----------|-------------|
| | | -3 | -3N | -2 | -1L | |
| BPI Master Flash Mode Programming Switching⁽⁴⁾ | | | | | | |
| T _{BPICCO} ⁽⁵⁾ | A[25:0], FCS_B, FOE_B, FWE_B, LDC outputs valid after CCLK falling edge | 15 | 15 | 15 | 20 | ns, Max |
| T _{BPIICCK} | Master BPI CCLK (output) delay | 10/100 | 10/100 | 10/100 | 10/130 | μs, Min/Max |
| T _{BPIDCC} /T _{BPICCD} | Setup/Hold on D[15:0] data input pins | 5.0/1.0 | 5.0/1.0 | 5.0/1.0 | 6.0/2.0 | ns, Min |
| SPI Master Flash Mode Programming Switching⁽⁶⁾ | | | | | | |
| T _{SPIDCC} /T _{SPIDCCD} | DIN, MISO0, MISO1, MISO2, MISO3, Setup/Hold before/after the rising CCLK edge | 5.0/1.0 | 5.0/1.0 | 5.0/1.0 | 7.0/1.0 | ns, Min |
| T _{SPIIICCK} | Master SPI CCLK (output) delay | 0.4/7.0 | 0.4/7.0 | 0.4/7.0 | 0.4/10.0 | μs, Min/Max |
| T _{SPICCM} | MOSI clock to out | 13 | 13 | 13 | 19 | ns, Max |
| T _{SPICCF} | CSO_B clock to out | 16 | 16 | 16 | 26 | ns, Max |
| CCLK Output (Master Modes) | | | | | | |
| T _{MCCKL} | Master CCLK clock duty cycle Low | 40/60 | | | | %, Min/Max |
| T _{MCCKH} | Master CCLK clock duty cycle High | 40/60 | | | | %, Min/Max |
| F _{MCC} | Maximum frequency, serial mode (Master Serial/SPI) All devices | 40 | 40 | 40 | 30 | MHz, Max |
| | Maximum frequency, parallel mode (Master SelectMAP/BPI) LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T | 40 | 40 | 40 | 25 | MHz, Max |
| | Maximum frequency, parallel mode (Master SelectMAP/BPI) LX100 and LX100T in x8 mode, LX150, and LX150T | 40 | 40 | 40 | 20 | MHz, Max |
| | Maximum frequency, parallel mode (Master SelectMAP/BPI) LX100 and LX100T in x16 mode | 35 | 35 | 35 | 20 | MHz, Max |
| F _{MCCKTOL} | Frequency Tolerance, master mode | ±50 | ±50 | ±50 | ±50 | % |
| CCLK Input (Slave Modes) | | | | | | |
| T _{SCCKL} | Slave CCLK clock minimum Low time | 5 | 5 | 5 | 8 | ns, Min |
| T _{SCCKH} | Slave CCLK clock minimum High time | 5 | 5 | 5 | 8 | ns, Min |
| USERCCLK Input | | | | | | |
| T _{USERCCLKL} | USERCCLK clock minimum Low time | 12 | 12 | 12 | 16 | ns, Min |
| T _{USERCCLKH} | USERCCLK clock minimum High time | 12 | 12 | 12 | 16 | ns, Min |
| F _{USERCCLK} | Maximum USERCCLK frequency | 40 | 40 | 40 | 30 | MHz, Max |

Notes:

1. Maximum frequency and setup/hold timing parameters are for 3.3V and 2.5V configuration voltages.
2. To support longer delays in configuration, use the design solutions described in [UG380: Spartan-6 FPGA Configuration User Guide](#).
3. [Table 6](#) specifies the power supply ramp time.
4. BPI mode is not supported in:
 - LX4, LX25, or LX25T devices
 - LX9 devices in the TQG144 package
 - LX9 or LX16 devices in the CPG196 package.
5. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
6. Defense-grade Spartan-6Q -2Q devices configure in single default SPI Master (x1) mode at $T_j = -55^{\circ}\text{C}$. During operation and when using all other configuration functions, the minimum operating temperature is -40°C .

Clock Buffers and Networks

Table 48: Global Clock Switching Characteristics (BUFGMUX)

| Symbol | Description | Devices | Speed Grade | | | | Units |
|--------------------------|-------------------------------|-------------|-------------|------|------|------|-------|
| | | | -3 | -3N | -2 | -1L | |
| T_{GSI} | S pin Setup to I0/I1 inputs | LX devices | 0.25 | 0.31 | 0.48 | 0.48 | ns |
| | | LXT devices | 0.25 | 0.31 | 0.48 | N/A | ns |
| T_{GIO} | BUFGMUX delay from I0/I1 to O | LX devices | 0.21 | 0.21 | 0.21 | 0.21 | ns |
| | | LXT devices | 0.21 | 0.21 | 0.21 | N/A | ns |
| Maximum Frequency | | | | | | | |
| F_{MAX} | Global clock tree (BUFGMUX) | LX devices | 400 | 400 | 375 | 250 | MHz |
| | | LXT devices | 400 | 400 | 375 | N/A | MHz |

Table 49: Input/Output Clock Switching Characteristics (BUFIO2)

| Symbol | Description | Devices | Speed Grade | | | | Units |
|--------------------------|--------------------------------|-------------|-------------|------|------|------|-------|
| | | | -3 | -3N | -2 | -1L | |
| T_{BUFCKO_O} | Clock to out delay from I to O | LX devices | 0.67 | 0.82 | 1.09 | 1.50 | ns |
| | | LXT devices | 0.67 | 0.82 | 1.09 | N/A | ns |
| Maximum Frequency | | | | | | | |
| F_{MAX} | I/O clock tree (BUFIO2) | LX devices | 540 | 525 | 500 | 300 | MHz |
| | | LXT devices | 540 | 525 | 500 | N/A | MHz |

Table 50: Input/Output Clock Switching Characteristics (BUFIO2FB)

| Symbol | Description | Devices | Speed Grade | | | | Units |
|--------------------------|---------------------------|-------------|-------------|------|-----|-----|-------|
| | | | -3 | -3N | -2 | -1L | |
| Maximum Frequency | | | | | | | |
| F_{MAX} | I/O clock tree (BUFIO2FB) | LX devices | 1080 | 1050 | 950 | 500 | MHz |
| | | LXT devices | 1080 | 1050 | 950 | N/A | MHz |

Table 51: Input/Output Clock Switching Characteristics (BUFPLL)

| Symbol | Description | Devices | Speed Grade | | | | Units |
|--------------------------|----------------------------|-------------|-------------|------|-----|-----|-------|
| | | | -3 | -3N | -2 | -1L | |
| Maximum Frequency | | | | | | | |
| F_{MAX} | BUFPLL clock tree (BUFPLL) | LX devices | 1080 | 1050 | 950 | 500 | MHz |
| | | LXT devices | 1080 | 1050 | 950 | N/A | MHz |

PLL Switching Characteristics

Table 52: PLL Specification

| Symbol | Description | Device(1) | Speed Grade | | | | Units |
|-------------|---|-------------|-------------|-----|-----|-----|-------|
| | | | -3 | -3N | -2 | -1L | |
| F_{INMAX} | Maximum Input Clock Frequency from I/O Clock | LX devices | 540 | 525 | 450 | 300 | MHz |
| | | LXT devices | 540 | 525 | 450 | N/A | MHz |
| | Maximum Input Clock Frequency from Global Clock | LX devices | 400 | 400 | 375 | 250 | MHz |
| | | LXT devices | 400 | 400 | 375 | N/A | MHz |

DCM Switching Characteristics

Table 53: Operating Frequency Ranges and Conditions for the Delay-Locked Loop (DLL)⁽¹⁾

| Symbol | Description | Speed Grade | | | | | | | | Units | |
|--|--|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|-------|--|
| | | -3 | | -3N | | -2 | | -1L | | | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Input Frequency Ranges | | | | | | | | | | | |
| CLKIN_FREQ_DLL | Frequency of the CLKIN clock input when the CLKDV output is not used. | 5 ⁽²⁾ | 280 ⁽³⁾ | 5 ⁽²⁾ | 280 ⁽³⁾ | 5 ⁽²⁾ | 250 ⁽³⁾ | 5 ⁽²⁾ | 175 ⁽³⁾ | MHz | |
| | Frequency of the CLKIN clock input when using the CLKDV output. | 5 ⁽²⁾ | 280 ⁽³⁾ | 5 ⁽²⁾ | 280 ⁽³⁾ | 5 ⁽²⁾ | 250 ⁽³⁾ | 5 ⁽²⁾ | 133 ⁽³⁾ | MHz | |
| Input Pulse Requirements | | | | | | | | | | | |
| CLKIN_PULSE | CLKIN pulse width as a percentage of the CLKIN period for CLKIN_FREQ_DLL < 150 MHz | 40 | 60 | 40 | 60 | 40 | 60 | 40 | 60 | % | |
| | CLKIN pulse width as a percentage of the CLKIN period for CLKIN_FREQ_DLL > 150 MHz | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | % | |
| Input Clock Jitter Tolerance and Delay Path Variation⁽⁴⁾ | | | | | | | | | | | |
| CLKIN_CYC_JITT_DLL_LF | Cycle-to-cycle jitter at the CLKIN input for CLKIN_FREQ_DLL < 150 MHz | – | ±300 | – | ±300 | – | ±300 | – | ±300 | ps | |
| CLKIN_CYC_JITT_DLL_HF | Cycle-to-cycle jitter at the CLKIN input for CLKIN_FREQ_DLL > 150 MHz. | – | ±150 | – | ±150 | – | ±150 | – | ±150 | ps | |
| CLKIN_PER_JITT_DLL | Period jitter at the CLKIN input. | – | ±1 | – | ±1 | – | ±1 | – | ±1 | ns | |
| CLKFB_DELAY_VAR_EXT | Allowable variation of the off-chip feedback delay from the DCM output to the CLKFB input. | – | ±1 | – | ±1 | – | ±1 | – | ±1 | ns | |

Notes:

1. DLL specifications apply when using any of the DLL outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV.
2. When operating independently of the DLL, the DFS supports lower CLKIN_FREQ_DLL frequencies. See Table 55.
3. The CLKIN_DIVIDE_BY_2 attribute increases the effective input frequency range. When set to TRUE, the input clock frequency is divided by two as it enters the DCM. Input clock frequencies for the clock buffer being used can be increased up to the F_{MAX} (see Table 48 and Table 49 for BUFG and BUFIO2 limits). When used with CLK_FEEDBACK=2X, the input clock frequency matches the frequency for CLK2X, and is limited to CLKOUT_FREQ_2X.
4. CLKIN_FREQ_DLL input jitter beyond these limits can cause the DCM to lose LOCK, indicated by the LOCKED output deasserting. The user must then reset the DCM.
5. When using both DCMs in a CMT, both DCMs must be LOCKED.

Table 57: Switching Characteristics for the Digital Frequency Synthesizer DFS (DCM_CLKGEN)⁽¹⁾

| Symbol | Description | Speed Grade | | | | | | | | Units | |
|---|--|---|-------|---------|-------|---------|-------|---------|-----|-------|--|
| | | -3 | | -3N | | -2 | | -1L | | | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Output Frequency Ranges (DCM_CLKGEN) | | | | | | | | | | | |
| CLKOUT_FREQ_FX | Frequency for the CLKFX and CLKFX180 outputs | 5 | 375 | 5 | 375 | 5 | 333 | 5 | 200 | MHz | |
| CLKOUT_FREQ_FXDV | Frequency for the CLKFXDV output | 0.15625 | 187.5 | 0.15625 | 187.5 | 0.15625 | 166.5 | 0.15625 | 100 | MHz | |
| Output Clock Jitter⁽²⁾⁽³⁾ | | | | | | | | | | | |
| CLKOUT_PER_JITT_FX | Period jitter at the CLKFX and CLKFX180 outputs. | Typical = ±[0.2% of CLKFX period + 100] | | | | | | | | ps | |
| CLKOUT_PER_JITT_FXDV | Period jitter at the CLKFXDV output. | Typical = ±[0.2% of CLKFX period + 100] | | | | | | | | ps | |
| CLKFX_FREEZE_VAR | CLKFX period change in free running oscillator mode at the same temperature. FCLKFX > 50 MHz | Maximum = ±3% of CLKFX period | | | | | | | | ps | |
| | CLKFX period change in free running oscillator mode at the same temperature. FCLKFX < 50 MHz | Maximum = ±5% of CLKFX period | | | | | | | | ps | |
| CLKFX_FREEZE_TEMP_SLOPE | CLKFX period will change in free oscillator mode over temperature. Add to CLKFX_FREEZE_VAR to determine total CLKFX period change. Percentage change for CLKFX period over 1°C. | Maximum = 0.1 | | | | | | | | %/°C | |
| Duty Cycle⁽⁴⁾⁽⁵⁾ | | | | | | | | | | | |
| CLKOUT_DUTY_CYCLE_FX | Duty cycle precision for the CLKFX and CLKFX180 outputs, including the BUFGMUX and clock tree duty-cycle distortion | Maximum = ±[1% of CLKFX period + 350] | | | | | | | | ps | |
| CLKOUT_DUTY_CYCLE_FXDV | Duty cycle precision for the CLKFXDV outputs, including the BUFGMUX and clock tree duty-cycle distortion | Maximum = ±[1% of CLKFX period + 350] | | | | | | | | ps | |
| Lock Time | | | | | | | | | | | |
| LOCK_FX ⁽²⁾ | The time from deassertion at the DCM's Reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX, CLKFX180, and CLKFXDV signals are valid. Lock time requires CLKFX_DIVIDE < $F_{IN}/(0.50 \text{ MHz})$ when: $F_{CLKIN} < 50 \text{ MHz}$ | – | 50 | – | 50 | – | 50 | – | 50 | ms | |
| | when: $F_{CLKIN} > 50 \text{ MHz}$ | – | 5 | – | 5 | – | 5 | – | 5 | ms | |

Table 67: Global Clock Input to Output Delay With PLL in Source-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|--|------------|-------------|------|------|------|-------|
| | | | -3 | -3N | -2 | -1L | |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> PLL in Source-Synchronous Mode. | | | | | | | |
| T _{CLOCKPLL_0} | Global Clock and OUTFF <i>with</i> PLL | XC6SLX4 | 5.49 | N/A | 7.44 | 8.55 | ns |
| | | XC6SLX9 | 5.49 | 6.29 | 7.44 | 8.55 | ns |
| | | XC6SLX16 | 5.23 | 5.77 | 6.79 | 8.21 | ns |
| | | XC6SLX25 | 5.00 | 5.35 | 6.10 | 8.54 | ns |
| | | XC6SLX25T | 5.00 | 5.35 | 6.10 | N/A | ns |
| | | XC6SLX45 | 5.59 | 6.03 | 7.02 | 8.39 | ns |
| | | XC6SLX45T | 5.59 | 6.03 | 7.02 | N/A | ns |
| | | XC6SLX75 | 4.96 | 5.41 | 6.22 | 8.32 | ns |
| | | XC6SLX75T | 4.96 | 5.41 | 6.22 | N/A | ns |
| | | XC6SLX100 | 4.97 | 5.42 | 6.21 | 9.08 | ns |
| | | XC6SLX100T | 5.01 | 5.42 | 6.21 | N/A | ns |
| | | XC6SLX150 | 4.59 | 5.06 | 5.86 | 8.13 | ns |
| | | XC6SLX150T | 4.59 | 5.06 | 5.86 | N/A | ns |
| | | XA6SLX4 | 5.79 | N/A | 7.32 | N/A | ns |
| | | XA6SLX9 | 5.79 | N/A | 7.32 | N/A | ns |
| | | XA6SLX16 | 5.56 | N/A | 6.66 | N/A | ns |
| | | XA6SLX25 | 5.40 | N/A | 5.97 | N/A | ns |
| | | XA6SLX25T | 5.40 | N/A | 6.07 | N/A | ns |
| | | XA6SLX45 | 5.89 | N/A | 6.90 | N/A | ns |
| | | XA6SLX45T | 5.89 | N/A | 6.90 | N/A | ns |
| | | XA6SLX75 | 5.27 | N/A | 6.12 | N/A | ns |
| | | XA6SLX75T | 5.27 | N/A | 6.12 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 6.80 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 6.12 | 8.32 | ns |
| | | XQ6SLX75T | 5.27 | N/A | 6.12 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 5.88 | 8.13 | ns |
| | | XQ6SLX150T | 5.21 | N/A | 5.88 | N/A | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is included in the timing calculation.

Table 76: Global Clock Setup and Hold With DCM and PLL in System-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|---|------------|-------------|------------|------------|-----------|-------|
| | | | -3 | -3N | -2 | -1L | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.⁽¹⁾ | | | | | | | |
| $T_{PSDCMPLL}$ / $T_{PHDCMPLL}$ | No Delay Global Clock and IFF ⁽²⁾ with DCM in System-Synchronous Mode and PLL in DCM2PLL Mode. | XC6SLX4 | 1.16/0.49 | N/A | 1.39/0.49 | 2.36/0.59 | ns |
| | | XC6SLX9 | 1.16/0.44 | 1.37/0.44 | 1.39/0.44 | 2.36/0.59 | ns |
| | | XC6SLX16 | 1.44/-0.08 | 1.49/-0.04 | 1.62/-0.04 | 2.06/0.55 | ns |
| | | XC6SLX25 | 1.52/0.42 | 1.65/0.42 | 1.83/0.42 | 2.52/0.43 | ns |
| | | XC6SLX25T | 1.52/0.42 | 1.65/0.42 | 1.83/0.42 | N/A | ns |
| | | XC6SLX45 | 1.54/0.39 | 1.59/0.39 | 1.75/0.39 | 2.48/0.76 | ns |
| | | XC6SLX45T | 1.54/0.39 | 1.59/0.39 | 1.75/0.39 | N/A | ns |
| | | XC6SLX75 | 1.72/0.41 | 1.80/0.41 | 1.99/0.41 | 2.60/0.75 | ns |
| | | XC6SLX75T | 1.72/0.41 | 1.80/0.41 | 1.99/0.41 | N/A | ns |
| | | XC6SLX100 | 1.34/0.51 | 1.46/0.51 | 1.64/0.51 | 2.12/0.90 | ns |
| | | XC6SLX100T | 1.34/0.51 | 1.46/0.51 | 1.64/0.51 | N/A | ns |
| | | XC6SLX150 | 1.30/0.60 | 1.40/0.60 | 1.55/0.60 | 2.57/0.97 | ns |
| | | XC6SLX150T | 1.30/0.60 | 1.40/0.60 | 1.55/0.60 | N/A | ns |
| | | XA6SLX4 | 1.58/0.37 | N/A | 1.58/0.37 | N/A | ns |
| | | XA6SLX9 | 1.58/0.37 | N/A | 1.58/0.37 | N/A | ns |
| | | XA6SLX16 | 2.67/0.35 | N/A | 2.67/0.17 | N/A | ns |
| | | XA6SLX25 | 1.74/0.27 | N/A | 1.95/0.27 | N/A | ns |
| | | XA6SLX25T | 1.74/0.27 | N/A | 2.03/0.27 | N/A | ns |
| | | XA6SLX45 | 1.58/0.29 | N/A | 1.87/0.29 | N/A | ns |
| | | XA6SLX45T | 1.58/0.29 | N/A | 1.87/0.29 | N/A | ns |
| | | XA6SLX75 | 1.74/0.24 | N/A | 2.11/0.24 | N/A | ns |
| | | XA6SLX75T | 1.74/0.24 | N/A | 2.11/0.24 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 2.64/0.82 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 2.11/0.24 | 2.60/0.75 | ns |
| | | XQ6SLX75T | 1.74/0.24 | N/A | 2.11/0.24 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 1.67/0.70 | 2.57/0.97 | ns |
| | | XQ6SLX150T | 1.50/0.70 | N/A | 1.67/0.70 | N/A | ns |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 77: Global Clock Setup and Hold With DCM and PLL in Source-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|---|------------|-------------|-----------|-----------|-----------|-------|
| | | | -3 | -3N | -2 | -1L | |
| Example Data Input Set-Up and Hold Times Relative to a Forwarded Clock Input Pin, ⁽¹⁾ Using DCM, PLL, and Global Clock Buffer for the LVCMS25 standard. | | | | | | | |
| $T_{PSDCMPLL_0'}$ $T_{PHDCMPLL_0}$ | No Delay Global Clock and IFF ⁽²⁾ with DCM in Source-Synchronous Mode and PLL in DCM2PLL Mode. | XC6SLX4 | 0.43/1.07 | N/A | 0.43/1.43 | 1.10/1.67 | ns |
| | | XC6SLX9 | 0.43/1.03 | 0.45/1.14 | 0.45/1.43 | 1.10/1.67 | ns |
| | | XC6SLX16 | 0.74/0.93 | 0.74/1.12 | 0.74/1.21 | 0.77/1.35 | ns |
| | | XC6SLX25 | 0.67/1.02 | 0.76/1.11 | 0.84/1.18 | 1.23/1.46 | ns |
| | | XC6SLX25T | 0.67/1.02 | 0.76/1.11 | 0.84/1.18 | N/A | ns |
| | | XC6SLX45 | 0.65/0.99 | 0.65/1.04 | 0.71/1.12 | 1.18/1.58 | ns |
| | | XC6SLX45T | 0.65/1.00 | 0.65/1.04 | 0.71/1.12 | N/A | ns |
| | | XC6SLX75 | 0.86/1.01 | 0.88/1.06 | 0.94/1.14 | 1.29/1.67 | ns |
| | | XC6SLX75T | 0.86/1.01 | 0.88/1.06 | 0.94/1.14 | N/A | ns |
| | | XC6SLX100 | 0.50/1.10 | 0.56/1.10 | 0.61/1.17 | 0.84/2.24 | ns |
| | | XC6SLX100T | 0.50/1.10 | 0.56/1.10 | 0.61/1.17 | N/A | ns |
| | | XC6SLX150 | 0.45/1.28 | 0.47/1.28 | 0.52/1.28 | 1.27/1.56 | ns |
| | | XC6SLX150T | 0.45/1.28 | 0.47/1.28 | 0.52/1.28 | N/A | ns |
| | | XA6SLX4 | 0.74/1.00 | N/A | 0.74/1.43 | N/A | ns |
| | | XA6SLX9 | 0.74/1.00 | N/A | 0.74/1.43 | N/A | ns |
| | | XA6SLX16 | 1.81/1.15 | N/A | 1.81/1.03 | N/A | ns |
| | | XA6SLX25 | 0.89/1.01 | N/A | 0.96/1.05 | N/A | ns |
| | | XA6SLX25T | 0.89/1.01 | N/A | 1.04/1.15 | N/A | ns |
| | | XA6SLX45 | 0.69/0.95 | N/A | 0.83/0.96 | N/A | ns |
| | | XA6SLX45T | 0.69/0.95 | N/A | 0.83/0.96 | N/A | ns |
| | | XA6SLX75 | 0.88/0.94 | N/A | 1.06/0.96 | N/A | ns |
| | | XA6SLX75T | 0.88/0.94 | N/A | 1.06/0.96 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 1.55/1.33 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 1.06/0.96 | 1.29/1.67 | ns |
| | | XQ6SLX75T | 0.88/0.94 | N/A | 1.06/0.96 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 0.64/1.30 | 1.27/1.56 | ns |
| | | XQ6SLX150T | 0.58/1.30 | N/A | 0.64/1.30 | N/A | ns |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. The timing values were measured using the fine-phase adjustment feature of the DCM. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG. Package skew is not included in these measurements.
2. IFF = Input Flip-Flop

Table 79: Package Skew (Cont'd)

| Symbol | Description | Device | Package ⁽²⁾ | Value | Units |
|---------------|-----------------------------|--------|------------------------|-------|-------|
| $T_{PKGSKEW}$ | Package Skew ⁽¹⁾ | LX45 | CSG324 | 70 | ps |
| | | | CS(G)484 | 99 | ps |
| | | | FG(G)484 | 109 | ps |
| | | | FG(G)676 | 138 | ps |
| | | LX45T | CSG324 | 75 | ps |
| | | | CS(G)484 | 100 | ps |
| | | | FG(G)484 | 95 | ps |
| | | LX75 | CS(G)484 | 101 | ps |
| | | | FG(G)484 | 107 | ps |
| | | | FG(G)676 | 161 | ps |
| | | LX75T | CS(G)484 | 107 | ps |
| | | | FG(G)484 | 110 | ps |
| | | | FG(G)676 | 134 | ps |
| | | LX100 | CS(G)484 | 95 | ps |
| | | | FG(G)484 | 155 | ps |
| | | | FG(G)676 | 144 | ps |
| | | LX100T | CS(G)484 | 88 | ps |
| | | | FG(G)484 | 111 | ps |
| | | | FG(G)676 | 147 | ps |
| | | | FG(G)900 | 134 | ps |
| | | LX150 | CS(G)484 | 84 | ps |
| | | | FG(G)484 | 103 | ps |
| | | | FG(G)676 | 115 | ps |
| | | | FG(G)900 | 121 | ps |
| | | LX150T | CS(G)484 | 83 | ps |
| | | | FG(G)484 | 88 | ps |
| | | | FG(G)676 | 141 | ps |
| | | | FG(G)900 | 120 | ps |

Notes:

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from Pad to Ball.
- Some of the devices are available in both Pb and Pb-free (additional G) packages as standard ordering options. See [DS160: Spartan-6 Family Overview](#) for more information.

Table 80: Sample Window

| Symbol | Description | Device ⁽¹⁾ | Speed Grade | | | | Units |
|--------------------|---|-----------------------|-------------|-----|-----|-----|-------|
| | | | -3 | -3N | -2 | -1L | |
| T_{SAMP} | Sampling Error at Receiver Pins ⁽²⁾ | All | 510 | 510 | 530 | 740 | ps |
| T_{SAMP_BUFI02} | Sampling Error at Receiver Pins using BUFI02 ⁽³⁾ | All | 430 | 430 | 450 | 590 | ps |

Notes:

- LXT devices are not available with a -1L speed grade.
- This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the DCM to capture the DDR input registers' edges of operation. These measurements include:
 - CLK0 DCM jitter
 - DCM accuracy (phase offset)
 - DCM phase shift resolution
 These measurements do not include package or clock tree skew.
- This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFI02 clock network and IODELAY2 to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

| Date | Version | Description of Revisions |
|----------|---------|--|
| 06/14/10 | 1.5 | <p>In Table 2, added note 5 and added temperature range to V_{FS} and R_{FUSE}. Removed speed grade delineation, revised I_{RPD} description, and updated note 2 in Table 4. Added note 2 to Table 7. Added DIFF_MOBILE_DDR to Table 8 and Table 10. Added note 4 to Table 15. Changed minimum DV_{PPIN} in Table 16. Updated $F_{GTPDRPCLK}$ in Table 19. Increased maximum T_{LLSKEW} in Table 22. Updated descriptions and added data to Table 23. Removed note 1 and added new data to the Networking Applications section in Table 25. Updated Table 26 and Table 27 to the data in ISE v12.1 software with speed specification v1.08. In Table 28, added DIFF_MOBILE_DDR and updated -4 speed grade data. Updated the maximum I/O pairs per bank in Table 33. Updated note 2 on Table 39. Revised the F_{MAX} in Table 44. In Table 47, updated description for $T_{SMCKCSO}$, revised values for T_{POR} and added Min value, added T_{BPICCK} and $T_{SPIICCK}$. Also in Table 47, added device dependencies to F_{SMCCK} and F_{RBCCCK}. Updated and added data to Table 63 through Table 78, and Table 81. In Table 79, added data on the XC6SLX45-FG(G)676 and revised the XC6SLX45T and XC6SLX150T values.</p> <p>The following changes to this specification are addressed in the product change notice XCN10024, <i>MCB Performance and JTAG Revision Code for Spartan-6 LX16 and LX45 FPGAs</i>.</p> <p>In Table 2, revised the V_{CCINT} to add the memory controller block extended performance specifications. In Table 25, changed the standard specifications and added extended performance specifications for the memory controller block and note 2. Added note 4 and updated values in Table 34.</p> |
| 06/24/10 | 1.6 | <p>Production release of XC6SLX45T (-2 and -3 speed grades), XC6SLX16 and XC6SLX45 (-3 speed grade) devices which includes changes to Table 26 and Table 27 (ISE v12.1 software with speed specification v1.08).</p> <p>Added the -3N speed grade, which designates Spartan-6 devices that do not support MCB functionality. This includes changes to Table 2 (note 2), Table 25 (note 4), and Switching Characteristics (Table 26).</p> <p>Updated Simultaneously Switching Outputs discussion. Added -3 speed grade values for T_{TAP} and F_{MINCAL} values in Table 39. In Table 40, updated T_{RPW} (-2 and -3 speed grade) values and F_{TOG} (-3 speed grade) values. In Table 48, updated T_{GIO} (-2 and -3 speed grade) values. Updated -3 values in spread spectrum section of Table 57.</p> |
| 07/16/10 | 1.7 | <p>Production release of specific devices listed in Table 26 and Table 27 using ISE v12.2 software with speed specification v1.11. Added note 4 advising designers of the patch which contains v1.11. Also updated the -1L speed specification to v1.04. Updated numerous -4 and -1L values. Added -4 T_{TAP} values and F_{MINCAL} to Table 39. Revised T_{CINCK}/T_{CKCIN} in Table 40. In Table 41, revised T_{SHCKO}. In Table 42, revised T_{REG}. Added new -1L values to Table 47. Added and updated values in Table 79.</p> |
| 07/26/10 | 1.8 | <p>Production release of XC6SLX25, XC6SLX25T, XC6SLX100 and XC6SLX100T in the specific speed grades listed in Table 26 and Table 27 using ISE v12.2 software with speed specification v1.11. Added note 7 to Table 2 and moved V_{FS} and R_{FUSE} to a new Table 3. Added I_{HS} and note 4 to Table 4. Added note 1 to Table 28. Added and updated SSO limits per V_{CCO}/GND pairs in Table 34. Added note 3 to Table 47. In Table 54, removed -1L specifications for CLKOUT_PER_JITT_DV1/2 and revised CLKIN_CLKFB_PHASE and CLKOUT_PHASE_DLL values. Updated note 3 in both Table 56 and Table 57.</p> |
| 08/23/10 | 1.9 | <p>Updated values for $F_{GTPRANGE1}$, $F_{GTPRANGE2}$, and $F_{GPLLMIN}$ in Table 18. Revised -3 and -4 values in Table 21. Removed the -1L speed grade readback support restriction and note 3 in Table 47.</p> |
| 11/05/10 | 1.10 | <p>Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in Table 26 and Table 27 using ISE v12.3 software with speed specification v1.12 for the -2 speed grade available in the 12.3 Speed Files Patch. Added note 3 advising designers of the patch which contains v1.12.</p> <p>In Table 2, added note 4. In Table 4, added note 2. In Table 10, added notes 2 and 3. In Table 44, added note 2. In Table 47, updated symbol for T_{SMWCCK}/T_{SMCCCK}, changed -1L values for $T_{USERCCLKH}$ and $T_{USERCCLKL}$, and added and revised the modes for F_{MCCK} and F_{SMCCK}. In Table 53, redefined and expanded description for CLKIN_FREQ_DLL and rewrote note 3. Updated title of Table 58. Also in Table 78, revised T_{DCD_CLK} for XC6SLX150 and XC6SLX150T. Changed description of T_{PSFD}/T_{PHFD} in Table 71.</p> <p>For the -1L speed grade, updated data sheet to ISE 12.3 software with speed specification v1.05 which revised the values in the following tables: Table 25, Table 28, Table 35, Table 36, Table 37, Table 40 through Table 43, Table 48 through Table 56, Table 62 through Table 78, Table 80, and Table 81.</p> <p>Updated Notice of Disclaimer.</p> |

| Date | Version | Description of Revisions |
|----------|---------|---|
| 09/14/11 | 2.4 | <p>Production release of the XA6SLX4 and XA6SLX9 devices in Table 26 and Table 27 using ISE v13.2 software with -2 and -3 speed specification v1.19. Added production released version of the XA6SLX100 to Table 26 and Table 27 using ISE v13.3 software with -2 speed specification v1.20.</p> <p>Updated R_{OUT_TERM} description in Table 4. Fixed the LVPECL V_H error in Table 31. Updated introduction in Simultaneously Switching Outputs. Added the XA6SLX100 to Table 63 through Table 78, and Table 81. Added Note 4 to Table 78 because the T_{CKSKEW} for the XC6SLX100 is not the same as the T_{CKSKEW} for the XA6SLX100.</p> <p>Revised the revision history for version 1.6 dated 06/24/10. Removed the parenthetical statement about the -3N speed grade: (specifications are identical to the -3 speed grade).</p> |
| 10/17/11 | 3.0 | <p>Changed the data sheet from Preliminary Product Specification to Product Specification.</p> <p>Updated the Switching Characteristics, page 19 speed specification version ISE v13.3 software to -2 and -3 speed specification v1.20 and -1L speed specification of v1.08. Also updated Note 1 in Table 27.</p> <p>In Table 43, Block RAM Switching Characteristics, the F_{MAX} value for the -2 speed grade has been changed from 260 MHz to 280 MHz.</p> <p>In Table 54, Switching Characteristics for the DLL, a Note 6 was added and linked to CLKIN_CLKFB_PHASE.</p> |