



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 5831 |
| Number of Logic Elements/Cells | 74637 |
| Total RAM Bits | 3170304 |
| Number of I/O | 292 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 484-FBGA, CSPBGA |
| Supplier Device Package | 484-CSPBGA (19x19) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc6slx75t-3csg484c |

Table 5: Typical Quiescent Supply Current (Cont'd)

| Symbol | Description | Device | Speed Grade | | | | Units |
|---------------------|---|--------|-------------|------|------|------|-------|
| | | | -3 | -3N | -2 | -1L | |
| I _{CCAUXQ} | Quiescent V _{CCAUX} supply current | LX4 | 2.5 | 2.5 | 2.5 | 2.5 | mA |
| | | LX9 | 2.5 | 2.5 | 2.5 | 2.5 | mA |
| | | LX16 | 3.0 | 3.0 | 3.0 | 3.0 | mA |
| | | LX25 | 4.0 | 4.0 | 4.0 | 4.0 | mA |
| | | LX25T | 4.0 | 4.0 | 4.0 | N/A | mA |
| | | LX45 | 5.0 | 5.0 | 5.0 | 5.0 | mA |
| | | LX45T | 5.0 | 5.0 | 5.0 | N/A | mA |
| | | LX75 | 7.0 | 7.0 | 7.0 | 7.0 | mA |
| | | LX75T | 7.0 | 7.0 | 7.0 | N/A | mA |
| | | LX100 | 9.0 | 9.0 | 9.0 | 9.0 | mA |
| | | LX100T | 9.0 | 9.0 | 9.0 | N/A | mA |
| | | LX150 | 12.0 | 12.0 | 12.0 | 12.0 | mA |
| | | LX150T | 12.0 | 12.0 | 12.0 | N/A | mA |

Notes:

1. Typical values are specified at nominal voltage, 25°C junction temperatures (T_j). Industrial (I) grade devices have the same typical values as commercial (C) grade devices at 25°C, but higher values at 100°C. Use the XPE tool to calculate 100°C values. Nominal V_{CCINT} is 1.20V; use the XPE tool to calculate 1.23V values for the nominal V_{CCINT} of the extended performance range.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. If differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

Table 6: Power Supply Ramp Time

| Symbol | Description | Speed Grade | Ramp Time | Units |
|----------------------------------|--|-------------|--------------|-------|
| V _{CCINTR} | Internal supply voltage ramp time | -3, -3N, -2 | 0.20 to 50.0 | ms |
| | | -1L | 0.20 to 40.0 | ms |
| V _{CCO2} ⁽¹⁾ | Output drivers bank 2 supply voltage ramp time | All | 0.20 to 50.0 | ms |
| V _{CCAUXR} | Auxiliary supply voltage ramp time | All | 0.20 to 50.0 | ms |

Notes:

1. The minimum V_{CCO2} for power-on reset and configuration is 1.65V.
2. Spartan-6 FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on ramp rate of the power supply. Use the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools to estimate current drain on these supplies. Spartan-6 devices do not have a required power-on sequence.

eFUSE Read Endurance

Table 11 lists the minimum guaranteed number of read cycle operations for Device DNA and for the AES eFUSE key. For more information, see [UG380: Spartan-6 FPGA Configuration User Guide](#).

Table 11: eFUSE Read Endurance

| Symbol | Description | Speed Grade | | | | Units (Min) |
|------------|---|-------------|-----|----|-----|-------------|
| | | -3 | -3N | -2 | -1L | |
| DNA_CYCLES | Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations. | 30,000,000 | | | | Read Cycles |
| AES_CYCLES | Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations. | 30,000,000 | | | | Read Cycles |

GTP Transceiver Specifications

GTP transceivers are available in the Spartan-6 LXT devices. See [DS160: Spartan-6 Family Overview](#) for more information.

GTP Transceiver DC Characteristics

Table 12: Absolute Maximum Ratings for GTP Transceivers⁽¹⁾

| Symbol | Description | Min | Max | Units |
|------------------------|--|------|------|-------|
| MGTAVCC | Analog supply voltage for the GTP transmitter and receiver circuits relative to GND | -0.5 | 1.32 | V |
| MGTAVTTTX | Analog supply voltage for the GTP transmitter termination circuit relative to GND | -0.5 | 1.32 | V |
| MGTAVTTRX | Analog supply voltage for the GTP receiver termination circuit relative to GND | -0.5 | 1.32 | V |
| MGTAVCCPLL | Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND | -0.5 | 1.32 | V |
| MGTAVTTRCAL | Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom) | -0.5 | 1.32 | V |
| V _{IN} | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage | -0.5 | 1.32 | V |
| V _{MGTREFCLK} | Reference clock absolute input voltage | -0.5 | 1.32 | V |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 13: Recommended Operating Conditions for GTP Transceivers⁽¹⁾⁽²⁾⁽³⁾

| Symbol | Description | Min | Typ | Max | Units |
|-------------|--|------|------|------|-------|
| MGTAVCC | Analog supply voltage for the GTP transmitter and receiver circuits relative to GND | 1.14 | 1.20 | 1.26 | V |
| MGTAVTTTX | Analog supply voltage for the GTP transmitter termination circuit relative to GND | 1.14 | 1.20 | 1.26 | V |
| MGTAVTTRX | Analog supply voltage for the GTP receiver termination circuit relative to GND | 1.14 | 1.20 | 1.26 | V |
| MGTAVCCPLL | Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND | 1.14 | 1.20 | 1.26 | V |
| MGTAVTTRCAL | Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom) | 1.14 | 1.20 | 1.26 | V |

Notes:

- Each voltage listed requires the filter circuit described in [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#).
- Voltages are specified for the temperature range of T_j = -40°C to +125°C.
- The voltage level of MGTAVCCPLL must not exceed the voltage level of MGTAVCC +10mV. The voltage level of MGTAVCC must not exceed the voltage level of MGTAVCCPLL.

Table 23: GTP Transceiver Receiver Switching Characteristics

| Symbol | Description | | Min | Typ | Max | Units | |
|---|---|--|----------------------|-------|------|-------|-----|
| T _{RXELECIDLE} | Time for RXELECIDLE to respond to loss or restoration of data | | – | 75 | – | ns | |
| R _{XOOBVDPP} | OOB detect threshold peak-to-peak | | 60 | – | 150 | mV | |
| R _{XSSST} | Receiver spread-spectrum tracking ⁽¹⁾ | Modulated @ 33 KHz | –5000 | – | 0 | ppm | |
| R _{XRL} | Run length (CID) | Internal AC capacitor bypassed | – | – | 150 | UI | |
| R _{XPPMTOL} | Data/REFCLK PPM offset tolerance | CDR 2 nd -order loop disabled | –200 | – | 200 | ppm | |
| | | CDR 2 nd -order loop enabled | PLL_RXDIVSEL_OUT = 1 | –2000 | – | 2000 | ppm |
| | | | PLL_RXDIVSEL_OUT = 2 | –2000 | – | 2000 | ppm |
| | | PLL_RXDIVSEL_OUT = 4 | –1000 | – | 1000 | ppm | |
| SJ Jitter Tolerance⁽²⁾ | | | | | | | |
| JT_SJ _{3.125} | Sinusoidal Jitter ⁽³⁾ | 3.125 Gb/s | 0.4 | – | – | UI | |
| JT_SJ _{2.5} | Sinusoidal Jitter ⁽³⁾ | 2.5 Gb/s | 0.4 | – | – | UI | |
| JT_SJ _{1.62} | Sinusoidal Jitter ⁽³⁾ | 1.62 Gb/s | 0.5 | – | – | UI | |
| JT_SJ _{1.25} | Sinusoidal Jitter ⁽³⁾ | 1.25 Gb/s | 0.5 | – | – | UI | |
| JT_SJ ₆₁₄ | Sinusoidal Jitter ⁽³⁾ | 614 Mb/s | 0.5 | – | – | UI | |
| SJ Jitter Tolerance with Stressed Eye⁽²⁾⁽⁵⁾ | | | | | | | |
| JT_TJSE _{3.125} | Total Jitter with stressed eye ⁽⁴⁾ | 3.125 Gb/s | 0.65 | – | – | UI | |
| JT_SJSE _{3.125} | Sinusoidal Jitter with stressed eye | 3.125 Gb/s | 0.1 | – | – | UI | |
| JT_TJSE _{2.7} | Total Jitter with stressed eye ⁽⁴⁾ | 2.7 Gb/s | 0.65 | – | – | UI | |
| JT_SJSE _{2.7} | Sinusoidal Jitter with stressed eye | 2.7 Gb/s | 0.1 | – | – | UI | |

Notes:

- Using PLL_RXDIVSEL_OUT = 1, 2, and 4.
- All jitter values are based on a Bit Error Ratio of 1e⁻¹².
- Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.
- Composed of 0.37 UI DJ in the form of ISI and 0.18 UI RJ.
- Measured using PRBS7 data pattern.

Endpoint Block for PCI Express Designs Switching Characteristics

The Endpoint block for PCI Express is available in the Spartan-6 LXT devices. Consult the [Spartan-6 FPGA Integrated Endpoint Block for PCI Express](#) for further information.

Table 24: Maximum Performance for PCI Express Designs

| Symbol | Description | Speed Grade | | | | Units |
|-----------------------|------------------------------|-------------|------|------|-----|-------|
| | | -3 | -3N | -2 | -1L | |
| F _{PCIEUSER} | User clock maximum frequency | 62.5 | 62.5 | 62.5 | N/A | MHz |

Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases. [Table 27](#) lists the production released Spartan-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE® software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 27: Spartan-6 Device Production Software and Speed Specification Release⁽¹⁾

| Device | Speed Grade Designations ⁽²⁾ | | | |
|------------|---|--------------------------------------|-------------------------------|----------------|
| | -3 ⁽³⁾ | -3N | -2 ⁽⁴⁾ | -1L |
| XC6SLX4 | ISE 12.4 v1.15 | N/A | ISE 12.3 v1.12 ⁽⁵⁾ | ISE 13.2 v1.07 |
| XC6SLX9 | ISE 12.4 v1.15 | ISE 13.1 Update v1.18 ⁽⁷⁾ | ISE 12.3 v1.12 ⁽⁵⁾ | ISE 13.2 v1.07 |
| XC6SLX16 | ISE 12.1 v1.08 | ISE 13.1 Update v1.18 ⁽⁷⁾ | ISE 11.5 v1.06 | ISE 13.2 v1.07 |
| XC6SLX25 | ISE 12.2 v1.11 ⁽⁶⁾ | ISE 13.1 Update v1.18 ⁽⁷⁾ | ISE 12.2 v1.11 ⁽⁶⁾ | ISE 13.2 v1.07 |
| XC6SLX25T | ISE 12.2 v1.11 ⁽⁶⁾ | ISE 13.1 Update v1.18 ⁽⁷⁾ | ISE 12.2 v1.11 ⁽⁶⁾ | N/A |
| XC6SLX45 | ISE 12.1 v1.08 | ISE 13.1 Update v1.18 ⁽⁷⁾ | ISE 11.5 v1.07 | ISE 13.1 v1.06 |
| XC6SLX45T | ISE 12.1 v1.08 | ISE 13.1 Update v1.18 ⁽⁷⁾ | ISE 12.1 v1.08 | N/A |
| XC6SLX75 | ISE 12.2 v1.11 ⁽⁶⁾ | ISE 13.1 Update v1.18 ⁽⁷⁾ | ISE 12.2 v1.11 ⁽⁶⁾ | ISE 13.2 v1.07 |
| XC6SLX75T | ISE 12.2 v1.11 ⁽⁶⁾ | ISE 13.1 Update v1.18 ⁽⁷⁾ | ISE 12.2 v1.11 ⁽⁶⁾ | N/A |
| XC6SLX100 | ISE 12.2 v1.11 ⁽⁶⁾ | ISE 13.1 Update v1.18 ⁽⁷⁾ | ISE 12.2 v1.11 ⁽⁶⁾ | ISE 13.1 v1.06 |
| XC6SLX100T | ISE 12.2 v1.11 ⁽⁶⁾ | ISE 13.1 Update v1.18 ⁽⁷⁾ | ISE 12.2 v1.11 ⁽⁶⁾ | N/A |
| XC6SLX150 | ISE 12.2 v1.11 ⁽⁶⁾ | ISE 13.1 Update v1.18 ⁽⁷⁾ | ISE 12.2 v1.11 ⁽⁶⁾ | ISE 13.1 v1.06 |
| XC6SLX150T | ISE 12.2 v1.11 ⁽⁶⁾ | ISE 13.1 Update v1.18 ⁽⁷⁾ | ISE 12.2 v1.11 ⁽⁶⁾ | N/A |
| XA6SLX4 | ISE 13.2 v1.19 | N/A | ISE 13.2 v1.19 | N/A |
| XA6SLX9 | ISE 13.2 v1.19 | N/A | ISE 13.2 v1.19 | N/A |
| XA6SLX16 | ISE 13.2 v1.19 | N/A | ISE 13.2 v1.19 | N/A |
| XA6SLX25 | ISE 13.2 v1.19 | N/A | ISE 13.2 v1.19 | N/A |
| XA6SLX25T | ISE 13.2 v1.19 | N/A | ISE 13.2 v1.19 | N/A |
| XA6SLX45 | ISE 13.2 v1.19 | N/A | ISE 13.2 v1.19 | N/A |
| XA6SLX45T | ISE 13.2 v1.19 | N/A | ISE 13.2 v1.19 | N/A |
| XA6SLX75 | ISE 13.2 v1.19 | N/A | ISE 13.2 v1.19 | N/A |
| XA6SLX75T | ISE 13.2 v1.19 | N/A | ISE 13.2 v1.19 | N/A |
| XA6SLX100 | N/A | N/A | ISE 13.3 v1.20 | N/A |

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)

| I/O Standard | T _{IOPI} | | | | T _{IOOP} | | | | T _{IOTP} | | | | Units |
|---------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | |
| | -3 | -3N | -2 | -1L ⁽¹⁾ | -3 | -3N | -2 | -1L ⁽¹⁾ | -3 | -3N | -2 | -1L ⁽¹⁾ | |
| LVTTTL, QUIETIO, 2 mA | 1.35 | 1.47 | 1.60 | 1.82 | 5.39 | 5.53 | 5.73 | 6.37 | 5.39 | 5.53 | 5.73 | 6.37 | ns |
| LVTTTL, QUIETIO, 4 mA | 1.35 | 1.47 | 1.60 | 1.82 | 4.29 | 4.43 | 4.63 | 5.22 | 4.29 | 4.43 | 4.63 | 5.22 | ns |
| LVTTTL, QUIETIO, 6 mA | 1.35 | 1.47 | 1.60 | 1.82 | 3.75 | 3.89 | 4.09 | 4.69 | 3.75 | 3.89 | 4.09 | 4.69 | ns |
| LVTTTL, QUIETIO, 8 mA | 1.35 | 1.47 | 1.60 | 1.82 | 3.23 | 3.37 | 3.57 | 4.20 | 3.23 | 3.37 | 3.57 | 4.20 | ns |
| LVTTTL, QUIETIO, 12 mA | 1.35 | 1.47 | 1.60 | 1.82 | 3.28 | 3.42 | 3.62 | 4.22 | 3.28 | 3.42 | 3.62 | 4.22 | ns |
| LVTTTL, QUIETIO, 16 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.94 | 3.08 | 3.28 | 3.92 | 2.94 | 3.08 | 3.28 | 3.92 | ns |
| LVTTTL, QUIETIO, 24 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.69 | 2.83 | 3.03 | 3.67 | 2.69 | 2.83 | 3.03 | 3.67 | ns |
| LVTTTL, Slow, 2 mA | 1.35 | 1.47 | 1.60 | 1.82 | 4.36 | 4.50 | 4.70 | 5.30 | 4.36 | 4.50 | 4.70 | 5.30 | ns |
| LVTTTL, Slow, 4 mA | 1.35 | 1.47 | 1.60 | 1.82 | 3.17 | 3.31 | 3.51 | 4.16 | 3.17 | 3.31 | 3.51 | 4.16 | ns |
| LVTTTL, Slow, 6 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.76 | 2.90 | 3.10 | 3.75 | 2.76 | 2.90 | 3.10 | 3.75 | ns |
| LVTTTL, Slow, 8 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.59 | 2.73 | 2.93 | 3.55 | 2.59 | 2.73 | 2.93 | 3.55 | ns |
| LVTTTL, Slow, 12 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.58 | 2.72 | 2.92 | 3.54 | 2.58 | 2.72 | 2.92 | 3.54 | ns |
| LVTTTL, Slow, 16 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.39 | 2.53 | 2.73 | 3.40 | 2.39 | 2.53 | 2.73 | 3.40 | ns |
| LVTTTL, Slow, 24 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.28 | 2.42 | 2.62 | 3.24 | 2.28 | 2.42 | 2.62 | 3.24 | ns |
| LVTTTL, Fast, 2 mA | 1.35 | 1.47 | 1.60 | 1.82 | 3.78 | 3.92 | 4.12 | 4.74 | 3.78 | 3.92 | 4.12 | 4.74 | ns |
| LVTTTL, Fast, 4 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.49 | 2.63 | 2.83 | 3.45 | 2.49 | 2.63 | 2.83 | 3.45 | ns |
| LVTTTL, Fast, 6 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.44 | 2.58 | 2.78 | 3.40 | 2.44 | 2.58 | 2.78 | 3.40 | ns |
| LVTTTL, Fast, 8 mA | 1.35 | 1.47 | 1.60 | 1.82 | 2.32 | 2.46 | 2.66 | 3.28 | 2.32 | 2.46 | 2.66 | 3.28 | ns |
| LVTTTL, Fast, 12 mA | 1.35 | 1.47 | 1.60 | 1.82 | 1.83 | 1.97 | 2.17 | 2.79 | 1.83 | 1.97 | 2.17 | 2.79 | ns |
| LVTTTL, Fast, 16 mA | 1.35 | 1.47 | 1.60 | 1.82 | 1.83 | 1.97 | 2.17 | 2.79 | 1.83 | 1.97 | 2.17 | 2.79 | ns |
| LVTTTL, Fast, 24 mA | 1.35 | 1.47 | 1.60 | 1.82 | 1.83 | 1.97 | 2.17 | 2.79 | 1.83 | 1.97 | 2.17 | 2.79 | ns |
| LVC MOS33, QUIETIO, 2 mA | 1.34 | 1.46 | 1.59 | 1.82 | 5.40 | 5.54 | 5.74 | 6.37 | 5.40 | 5.54 | 5.74 | 6.37 | ns |
| LVC MOS33, QUIETIO, 4 mA | 1.34 | 1.46 | 1.59 | 1.82 | 4.03 | 4.17 | 4.37 | 5.01 | 4.03 | 4.17 | 4.37 | 5.01 | ns |
| LVC MOS33, QUIETIO, 6 mA | 1.34 | 1.46 | 1.59 | 1.82 | 3.51 | 3.65 | 3.85 | 4.47 | 3.51 | 3.65 | 3.85 | 4.47 | ns |
| LVC MOS33, QUIETIO, 8 mA | 1.34 | 1.46 | 1.59 | 1.82 | 3.37 | 3.51 | 3.71 | 4.33 | 3.37 | 3.51 | 3.71 | 4.33 | ns |
| LVC MOS33, QUIETIO, 12 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.94 | 3.08 | 3.28 | 3.93 | 2.94 | 3.08 | 3.28 | 3.93 | ns |
| LVC MOS33, QUIETIO, 16 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.77 | 2.91 | 3.11 | 3.78 | 2.77 | 2.91 | 3.11 | 3.78 | ns |
| LVC MOS33, QUIETIO, 24 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.59 | 2.73 | 2.93 | 3.58 | 2.59 | 2.73 | 2.93 | 3.58 | ns |
| LVC MOS33, Slow, 2 mA | 1.34 | 1.46 | 1.59 | 1.82 | 4.37 | 4.51 | 4.71 | 5.28 | 4.37 | 4.51 | 4.71 | 5.28 | ns |
| LVC MOS33, Slow, 4 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.98 | 3.12 | 3.32 | 3.94 | 2.98 | 3.12 | 3.32 | 3.94 | ns |
| LVC MOS33, Slow, 6 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.58 | 2.72 | 2.92 | 3.61 | 2.58 | 2.72 | 2.92 | 3.61 | ns |
| LVC MOS33, Slow, 8 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.65 | 2.79 | 2.99 | 3.61 | 2.65 | 2.79 | 2.99 | 3.61 | ns |
| LVC MOS33, Slow, 12 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.39 | 2.53 | 2.73 | 3.31 | 2.39 | 2.53 | 2.73 | 3.31 | ns |
| LVC MOS33, Slow, 16 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.31 | 2.45 | 2.65 | 3.27 | 2.31 | 2.45 | 2.65 | 3.27 | ns |
| LVC MOS33, Slow, 24 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.28 | 2.42 | 2.62 | 3.24 | 2.28 | 2.42 | 2.62 | 3.24 | ns |
| LVC MOS33, Fast, 2 mA | 1.34 | 1.46 | 1.59 | 1.82 | 3.76 | 3.90 | 4.10 | 4.70 | 3.76 | 3.90 | 4.10 | 4.70 | ns |
| LVC MOS33, Fast, 4 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.48 | 2.62 | 2.82 | 3.44 | 2.48 | 2.62 | 2.82 | 3.44 | ns |
| LVC MOS33, Fast, 6 mA | 1.34 | 1.46 | 1.59 | 1.82 | 2.32 | 2.46 | 2.66 | 3.28 | 2.32 | 2.46 | 2.66 | 3.28 | ns |

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)

| I/O Standard | T _{IOPI} | | | | T _{IOOP} | | | | T _{IOTP} | | | | Units |
|---------------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | |
| | -3 | -3N | -2 | -1L ⁽¹⁾ | -3 | -3N | -2 | -1L ⁽¹⁾ | -3 | -3N | -2 | -1L ⁽¹⁾ | |
| LVC MOS18, Slow, 24 mA | 1.18 | 1.30 | 1.43 | 2.04 | 1.99 | 2.13 | 2.33 | 2.95 | 1.99 | 2.13 | 2.33 | 2.95 | ns |
| LVC MOS18, Fast, 2 mA | 1.18 | 1.30 | 1.43 | 2.04 | 3.59 | 3.73 | 3.93 | 4.53 | 3.59 | 3.73 | 3.93 | 4.53 | ns |
| LVC MOS18, Fast, 4 mA | 1.18 | 1.30 | 1.43 | 2.04 | 2.39 | 2.53 | 2.73 | 3.35 | 2.39 | 2.53 | 2.73 | 3.35 | ns |
| LVC MOS18, Fast, 6 mA | 1.18 | 1.30 | 1.43 | 2.04 | 1.88 | 2.02 | 2.22 | 2.84 | 1.88 | 2.02 | 2.22 | 2.84 | ns |
| LVC MOS18, Fast, 8 mA | 1.18 | 1.30 | 1.43 | 2.04 | 1.81 | 1.95 | 2.15 | 2.77 | 1.81 | 1.95 | 2.15 | 2.77 | ns |
| LVC MOS18, Fast, 12 mA | 1.18 | 1.30 | 1.43 | 2.04 | 1.71 | 1.85 | 2.05 | 2.67 | 1.71 | 1.85 | 2.05 | 2.67 | ns |
| LVC MOS18, Fast, 16 mA | 1.18 | 1.30 | 1.43 | 2.04 | 1.71 | 1.85 | 2.05 | 2.67 | 1.71 | 1.85 | 2.05 | 2.67 | ns |
| LVC MOS18, Fast, 24 mA | 1.18 | 1.30 | 1.43 | 2.04 | 1.71 | 1.85 | 2.05 | 2.67 | 1.71 | 1.85 | 2.05 | 2.67 | ns |
| LVC MOS18_JEDEC, QUIETIO, 2 mA | 0.94 | 1.06 | 1.19 | 1.41 | 5.91 | 6.05 | 6.25 | 6.79 | 5.91 | 6.05 | 6.25 | 6.79 | ns |
| LVC MOS18_JEDEC, QUIETIO, 4 mA | 0.94 | 1.06 | 1.19 | 1.41 | 4.75 | 4.89 | 5.09 | 5.64 | 4.75 | 4.89 | 5.09 | 5.64 | ns |
| LVC MOS18_JEDEC, QUIETIO, 6 mA | 0.94 | 1.06 | 1.19 | 1.41 | 4.04 | 4.18 | 4.38 | 4.96 | 4.04 | 4.18 | 4.38 | 4.96 | ns |
| LVC MOS18_JEDEC, QUIETIO, 8 mA | 0.94 | 1.06 | 1.19 | 1.41 | 3.71 | 3.85 | 4.05 | 4.62 | 3.71 | 3.85 | 4.05 | 4.62 | ns |
| LVC MOS18_JEDEC, QUIETIO, 12 mA | 0.94 | 1.06 | 1.19 | 1.41 | 3.35 | 3.49 | 3.69 | 4.28 | 3.35 | 3.49 | 3.69 | 4.28 | ns |
| LVC MOS18_JEDEC, QUIETIO, 16 mA | 0.94 | 1.06 | 1.19 | 1.41 | 3.20 | 3.34 | 3.54 | 4.13 | 3.20 | 3.34 | 3.54 | 4.13 | ns |
| LVC MOS18_JEDEC, QUIETIO, 24 mA | 0.94 | 1.06 | 1.19 | 1.41 | 2.96 | 3.10 | 3.30 | 3.98 | 2.96 | 3.10 | 3.30 | 3.98 | ns |
| LVC MOS18_JEDEC, Slow, 2 mA | 0.94 | 1.06 | 1.19 | 1.41 | 4.59 | 4.73 | 4.93 | 5.54 | 4.59 | 4.73 | 4.93 | 5.54 | ns |
| LVC MOS18_JEDEC, Slow, 4 mA | 0.94 | 1.06 | 1.19 | 1.41 | 3.69 | 3.83 | 4.03 | 4.60 | 3.69 | 3.83 | 4.03 | 4.60 | ns |
| LVC MOS18_JEDEC, Slow, 6 mA | 0.94 | 1.06 | 1.19 | 1.41 | 3.00 | 3.14 | 3.34 | 3.94 | 3.00 | 3.14 | 3.34 | 3.94 | ns |
| LVC MOS18_JEDEC, Slow, 8 mA | 0.94 | 1.06 | 1.19 | 1.41 | 2.19 | 2.33 | 2.53 | 3.18 | 2.19 | 2.33 | 2.53 | 3.18 | ns |
| LVC MOS18_JEDEC, Slow, 12 mA | 0.94 | 1.06 | 1.19 | 1.41 | 1.99 | 2.13 | 2.33 | 2.95 | 1.99 | 2.13 | 2.33 | 2.95 | ns |
| LVC MOS18_JEDEC, Slow, 16 mA | 0.94 | 1.06 | 1.19 | 1.41 | 1.99 | 2.13 | 2.33 | 2.95 | 1.99 | 2.13 | 2.33 | 2.95 | ns |
| LVC MOS18_JEDEC, Slow, 24 mA | 0.94 | 1.06 | 1.19 | 1.41 | 1.99 | 2.13 | 2.33 | 2.95 | 1.99 | 2.13 | 2.33 | 2.95 | ns |
| LVC MOS18_JEDEC, Fast, 2 mA | 0.94 | 1.06 | 1.19 | 1.41 | 3.57 | 3.71 | 3.91 | 4.52 | 3.57 | 3.71 | 3.91 | 4.52 | ns |
| LVC MOS18_JEDEC, Fast, 4 mA | 0.94 | 1.06 | 1.19 | 1.41 | 2.39 | 2.53 | 2.73 | 3.35 | 2.39 | 2.53 | 2.73 | 3.35 | ns |
| LVC MOS18_JEDEC, Fast, 6 mA | 0.94 | 1.06 | 1.19 | 1.41 | 1.88 | 2.02 | 2.22 | 2.84 | 1.88 | 2.02 | 2.22 | 2.84 | ns |
| LVC MOS18_JEDEC, Fast, 8 mA | 0.94 | 1.06 | 1.19 | 1.41 | 1.80 | 1.94 | 2.14 | 2.76 | 1.80 | 1.94 | 2.14 | 2.76 | ns |
| LVC MOS18_JEDEC, Fast, 12 mA | 0.94 | 1.06 | 1.19 | 1.41 | 1.72 | 1.86 | 2.06 | 2.68 | 1.72 | 1.86 | 2.06 | 2.68 | ns |
| LVC MOS18_JEDEC, Fast, 16 mA | 0.94 | 1.06 | 1.19 | 1.41 | 1.72 | 1.86 | 2.06 | 2.68 | 1.72 | 1.86 | 2.06 | 2.68 | ns |
| LVC MOS18_JEDEC, Fast, 24 mA | 0.94 | 1.06 | 1.19 | 1.41 | 1.72 | 1.86 | 2.06 | 2.68 | 1.72 | 1.86 | 2.06 | 2.68 | ns |
| LVC MOS15, QUIETIO, 2 mA | 0.98 | 1.10 | 1.23 | 1.79 | 5.47 | 5.61 | 5.81 | 6.38 | 5.47 | 5.61 | 5.81 | 6.38 | ns |
| LVC MOS15, QUIETIO, 4 mA | 0.98 | 1.10 | 1.23 | 1.79 | 4.61 | 4.75 | 4.95 | 5.51 | 4.61 | 4.75 | 4.95 | 5.51 | ns |
| LVC MOS15, QUIETIO, 6 mA | 0.98 | 1.10 | 1.23 | 1.79 | 4.07 | 4.21 | 4.41 | 4.97 | 4.07 | 4.21 | 4.41 | 4.97 | ns |
| LVC MOS15, QUIETIO, 8 mA | 0.98 | 1.10 | 1.23 | 1.79 | 3.91 | 4.05 | 4.25 | 4.81 | 3.91 | 4.05 | 4.25 | 4.81 | ns |
| LVC MOS15, QUIETIO, 12 mA | 0.98 | 1.10 | 1.23 | 1.79 | 3.53 | 3.67 | 3.87 | 4.51 | 3.53 | 3.67 | 3.87 | 4.51 | ns |
| LVC MOS15, QUIETIO, 16 mA | 0.98 | 1.10 | 1.23 | 1.79 | 3.32 | 3.46 | 3.66 | 4.31 | 3.32 | 3.46 | 3.66 | 4.31 | ns |
| LVC MOS15, Slow, 2 mA | 0.98 | 1.10 | 1.23 | 1.79 | 4.18 | 4.32 | 4.52 | 5.11 | 4.18 | 4.32 | 4.52 | 5.11 | ns |
| LVC MOS15, Slow, 4 mA | 0.98 | 1.10 | 1.23 | 1.79 | 3.42 | 3.56 | 3.76 | 4.34 | 3.42 | 3.56 | 3.76 | 4.34 | ns |
| LVC MOS15, Slow, 6 mA | 0.98 | 1.10 | 1.23 | 1.79 | 2.29 | 2.43 | 2.63 | 3.24 | 2.29 | 2.43 | 2.63 | 3.24 | ns |

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)

| I/O Standard | T _{IOPI} | | | | T _{IOOP} | | | | T _{IOTP} | | | | Units |
|---------------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | |
| | -3 | -3N | -2 | -1L ⁽¹⁾ | -3 | -3N | -2 | -1L ⁽¹⁾ | -3 | -3N | -2 | -1L ⁽¹⁾ | |
| LVC MOS12, Fast, 2 mA | 0.91 | 1.03 | 1.16 | 1.51 | 3.46 | 3.60 | 3.80 | 4.44 | 3.46 | 3.60 | 3.80 | 4.44 | ns |
| LVC MOS12, Fast, 4 mA | 0.91 | 1.03 | 1.16 | 1.51 | 2.35 | 2.49 | 2.69 | 3.30 | 2.35 | 2.49 | 2.69 | 3.30 | ns |
| LVC MOS12, Fast, 6 mA | 0.91 | 1.03 | 1.16 | 1.51 | 1.79 | 1.93 | 2.13 | 2.75 | 1.79 | 1.93 | 2.13 | 2.75 | ns |
| LVC MOS12, Fast, 8 mA | 0.91 | 1.03 | 1.16 | 1.51 | 1.68 | 1.82 | 2.02 | 2.64 | 1.68 | 1.82 | 2.02 | 2.64 | ns |
| LVC MOS12, Fast, 12 mA | 0.91 | 1.03 | 1.16 | 1.51 | 1.66 | 1.80 | 2.00 | 2.62 | 1.66 | 1.80 | 2.00 | 2.62 | ns |
| LVC MOS12_JEDEC, QUIETIO, 2 mA | 1.50 | 1.62 | 1.75 | 1.88 | 6.39 | 6.53 | 6.73 | 7.31 | 6.39 | 6.53 | 6.73 | 7.31 | ns |
| LVC MOS12_JEDEC, QUIETIO, 4 mA | 1.50 | 1.62 | 1.75 | 1.88 | 4.98 | 5.12 | 5.32 | 5.88 | 4.98 | 5.12 | 5.32 | 5.88 | ns |
| LVC MOS12_JEDEC, QUIETIO, 6 mA | 1.50 | 1.62 | 1.75 | 1.88 | 4.67 | 4.81 | 5.01 | 5.54 | 4.67 | 4.81 | 5.01 | 5.54 | ns |
| LVC MOS12_JEDEC, QUIETIO, 8 mA | 1.50 | 1.62 | 1.75 | 1.88 | 4.23 | 4.37 | 4.57 | 5.22 | 4.23 | 4.37 | 4.57 | 5.22 | ns |
| LVC MOS12_JEDEC, QUIETIO, 12 mA | 1.50 | 1.62 | 1.75 | 1.88 | 3.99 | 4.13 | 4.33 | 4.94 | 3.99 | 4.13 | 4.33 | 4.94 | ns |
| LVC MOS12_JEDEC, Slow, 2 mA | 1.50 | 1.62 | 1.75 | 1.88 | 5.00 | 5.14 | 5.34 | 5.90 | 5.00 | 5.14 | 5.34 | 5.90 | ns |
| LVC MOS12_JEDEC, Slow, 4 mA | 1.50 | 1.62 | 1.75 | 1.88 | 2.85 | 2.99 | 3.19 | 3.80 | 2.85 | 2.99 | 3.19 | 3.80 | ns |
| LVC MOS12_JEDEC, Slow, 6 mA | 1.50 | 1.62 | 1.75 | 1.88 | 2.76 | 2.90 | 3.10 | 3.72 | 2.76 | 2.90 | 3.10 | 3.72 | ns |
| LVC MOS12_JEDEC, Slow, 8 mA | 1.50 | 1.62 | 1.75 | 1.88 | 2.35 | 2.49 | 2.69 | 3.30 | 2.35 | 2.49 | 2.69 | 3.30 | ns |
| LVC MOS12_JEDEC, Slow, 12 mA | 1.50 | 1.62 | 1.75 | 1.88 | 2.09 | 2.23 | 2.43 | 3.05 | 2.09 | 2.23 | 2.43 | 3.05 | ns |
| LVC MOS12_JEDEC, Fast, 2 mA | 1.50 | 1.62 | 1.75 | 1.88 | 3.46 | 3.60 | 3.80 | 4.42 | 3.46 | 3.60 | 3.80 | 4.42 | ns |
| LVC MOS12_JEDEC, Fast, 4 mA | 1.50 | 1.62 | 1.75 | 1.88 | 2.35 | 2.49 | 2.69 | 3.31 | 2.35 | 2.49 | 2.69 | 3.31 | ns |
| LVC MOS12_JEDEC, Fast, 6 mA | 1.50 | 1.62 | 1.75 | 1.88 | 1.79 | 1.93 | 2.13 | 2.76 | 1.79 | 1.93 | 2.13 | 2.76 | ns |
| LVC MOS12_JEDEC, Fast, 8 mA | 1.50 | 1.62 | 1.75 | 1.88 | 1.69 | 1.83 | 2.03 | 2.65 | 1.69 | 1.83 | 2.03 | 2.65 | ns |
| LVC MOS12_JEDEC, Fast, 12 mA | 1.50 | 1.62 | 1.75 | 1.88 | 1.66 | 1.80 | 2.00 | 2.62 | 1.66 | 1.80 | 2.00 | 2.62 | ns |

Notes:

1. The -1L values listed in this table are also applicable to the Spartan-6Q devices.
2. Devices with a -1L speed grade do not support Xilinx PCI IP.

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices⁽¹⁾ (Cont'd)

| I/O Standard | T _{IOPI} | | T _{IOOP} | | T _{IOTP} | | Units |
|---------------------------------|-------------------|------|-------------------|------|-------------------|------|-------|
| | Speed Grade | | Speed Grade | | Speed Grade | | |
| | -3 | -2 | -3 | -2 | -3 | -2 | |
| LVC MOS12, QUIETIO, 6 mA | 0.98 | 1.16 | 4.79 | 4.99 | 4.79 | 4.99 | ns |
| LVC MOS12, QUIETIO, 8 mA | 0.98 | 1.16 | 4.43 | 4.63 | 4.43 | 4.63 | ns |
| LVC MOS12, QUIETIO, 12 mA | 0.98 | 1.16 | 4.18 | 4.38 | 4.18 | 4.38 | ns |
| LVC MOS12, Slow, 2 mA | 0.98 | 1.16 | 5.12 | 5.32 | 5.12 | 5.32 | ns |
| LVC MOS12, Slow, 4 mA | 0.98 | 1.16 | 3.00 | 3.20 | 3.00 | 3.20 | ns |
| LVC MOS12, Slow, 6 mA | 0.98 | 1.16 | 2.91 | 3.11 | 2.91 | 3.11 | ns |
| LVC MOS12, Slow, 8 mA | 0.98 | 1.16 | 2.51 | 2.71 | 2.51 | 2.71 | ns |
| LVC MOS12, Slow, 12 mA | 0.98 | 1.16 | 2.25 | 2.45 | 2.25 | 2.45 | ns |
| LVC MOS12, Fast, 2 mA | 0.98 | 1.16 | 3.60 | 3.80 | 3.60 | 3.80 | ns |
| LVC MOS12, Fast, 4 mA | 0.98 | 1.16 | 2.49 | 2.69 | 2.49 | 2.69 | ns |
| LVC MOS12, Fast, 6 mA | 0.98 | 1.16 | 1.94 | 2.14 | 1.94 | 2.14 | ns |
| LVC MOS12, Fast, 8 mA | 0.98 | 1.16 | 1.82 | 2.02 | 1.82 | 2.02 | ns |
| LVC MOS12, Fast, 12 mA | 0.98 | 1.16 | 1.80 | 2.00 | 1.80 | 2.00 | ns |
| LVC MOS12_JEDEC, QUIETIO, 2 mA | 1.57 | 1.75 | 6.53 | 6.73 | 6.53 | 6.73 | ns |
| LVC MOS12_JEDEC, QUIETIO, 4 mA | 1.57 | 1.75 | 5.12 | 5.32 | 5.12 | 5.32 | ns |
| LVC MOS12_JEDEC, QUIETIO, 6 mA | 1.57 | 1.75 | 4.81 | 5.01 | 4.81 | 5.01 | ns |
| LVC MOS12_JEDEC, QUIETIO, 8 mA | 1.57 | 1.75 | 4.44 | 4.64 | 4.44 | 4.64 | ns |
| LVC MOS12_JEDEC, QUIETIO, 12 mA | 1.57 | 1.75 | 4.20 | 4.40 | 4.20 | 4.40 | ns |
| LVC MOS12_JEDEC, Slow, 2 mA | 1.57 | 1.75 | 5.14 | 5.34 | 5.14 | 5.34 | ns |
| LVC MOS12_JEDEC, Slow, 4 mA | 1.57 | 1.75 | 2.99 | 3.19 | 2.99 | 3.19 | ns |
| LVC MOS12_JEDEC, Slow, 6 mA | 1.57 | 1.75 | 2.90 | 3.10 | 2.90 | 3.10 | ns |
| LVC MOS12_JEDEC, Slow, 8 mA | 1.57 | 1.75 | 2.50 | 2.70 | 2.50 | 2.70 | ns |
| LVC MOS12_JEDEC, Slow, 12 mA | 1.57 | 1.75 | 2.26 | 2.46 | 2.26 | 2.46 | ns |
| LVC MOS12_JEDEC, Fast, 2 mA | 1.57 | 1.75 | 3.60 | 3.80 | 3.60 | 3.80 | ns |
| LVC MOS12_JEDEC, Fast, 4 mA | 1.57 | 1.75 | 2.49 | 2.69 | 2.49 | 2.69 | ns |
| LVC MOS12_JEDEC, Fast, 6 mA | 1.57 | 1.75 | 1.94 | 2.14 | 1.94 | 2.14 | ns |
| LVC MOS12_JEDEC, Fast, 8 mA | 1.57 | 1.75 | 1.83 | 2.03 | 1.83 | 2.03 | ns |
| LVC MOS12_JEDEC, Fast, 12 mA | 1.57 | 1.75 | 1.80 | 2.00 | 1.80 | 2.00 | ns |

Notes:

1. The Spartan-6Q FPGA -1L values are listed in Table 28.

Table 30 summarizes the value of T_{IOTPHZ}. T_{IOTPHZ} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). These delays are measured using LVC MOS25, Fast, 12 mA.

Table 30: IOB 3-state ON Output Switching Characteristics (T_{IOTPHZ})

| Symbol | Description | Speed Grade | | | | Units |
|---------------------|-------------------------------|-------------|------|------|------|-------|
| | | -3 | -3N | -2 | -1L | |
| T _{IOTPHZ} | T input to Pad high-impedance | 1.39 | 1.59 | 1.59 | 1.91 | ns |

Table 32: Output Delay Measurement Methodology (Cont'd)

| Description | I/O Standard Attribute | R _{REF} (Ω) | C _{REF} ⁽¹⁾ (pF) | V _{MEAS} (V) | V _{REF} (V) |
|---|----------------------------|----------------------|--------------------------------------|-----------------------|----------------------|
| SSTL, Class II, 2.5V | SSTL2_II | 25 | 0 | V _{REF} | 1.25 |
| SSTL, Class II, 1.5V | SSTL15_II | 25 | 0 | V _{REF} | 0.75 |
| LVDS (Low-Voltage Differential Signaling), 2.5V & 3.3V | LVDS_25, LVDS_33 | 100 | 0 | 0 ⁽³⁾ | – |
| BLVDS (Bus LVDS), 2.5V | BLVDS_25 | Note 4 | 0 | 0 ⁽³⁾ | – |
| Mini-LVDS, 2.5V & 3.3V | MINI_LVDS_25, MINI_LVDS_33 | 100 | 0 | 0 ⁽³⁾ | – |
| RSDS (Reduced Swing Differential Signaling), 2.5V & 3.3V | RSDS_25, RSDS_33 | 100 | 0 | 0 ⁽³⁾ | – |
| TMDS (Transition Minimized Differential Signaling), 3.3V | TMDS_33 | Note 5 | 0 | 0 ⁽³⁾ | – |
| PPDS (Point-to-Point Differential Signaling, 2.5V & 3.3V) | PPDS_25, PPDS_33 | 100 | 0 | 0 ⁽³⁾ | – |

Notes:

1. C_{REF} is the capacitance of the probe, nominally 0 pF.
2. Per PCI specifications.
3. The value given is the differential output voltage.
4. See the *BLVDS Output Termination* section in [UG381](#), *Spartan-6 FPGA SelectIO Resources User Guide*.
5. See the *TMDS_33 Termination* section in [UG381](#), *Spartan-6 FPGA SelectIO Resources User Guide*.

Simultaneously Switching Outputs

Due to package electrical parasitics, a given package supports a limited number of simultaneous switching outputs (SSOs) when using fast, high-drive outputs. [Table 33](#) and [Table 34](#) provide guidelines for the recommended maximum allowable number of SSOs. These guidelines describe the maximum number of user I/O pins of an output signal standard that should simultaneously switch in the same direction, while maintaining a safe level of switching noise for that particular signal standard. Meeting these guidelines for the stated test conditions ensures that the FPGA operates free from the adverse effects of GND and power bounce.

For each device/package combination, [Table 33](#) provides the number of equivalent V_{CCO}/GND pairs per bank. For each output signal standard and drive strength, [Table 34](#) recommends the maximum number of SSOs, switching in the same direction, allowed per V_{CCO}/GND pair within an I/O bank. The guidelines are categorized by package style, slew rate, and output drive current. The number of SSOs are also specified by I/O bank. Multiply the appropriate numbers from each table to calculate the maximum number of SSOs allowed within an I/O bank. The guidelines assume that all pins within a bank use the same I/O standard. Exceeding these SSO guidelines can result in increased power or GND bounce, degraded signal integrity, or increased system jitter. For a given I/O standard, if the SSO limit per pair in [Table 34](#) is greater than the maximum I/O per pair in [Table 33](#), then there is no SSO limit for the exclusive use of that I/O standard.

The recommended maximum SSO values assume that the FPGA is soldered on a printed circuit board and that the board uses sound design practices. Due to the additional inductance introduced by the socket, the SSO values do not apply for FPGAs mounted in sockets. The SSO values assume that the V_{CCAUX} is powered at 3.3V. Setting V_{CCAUX} to 2.5V provides better SSO characteristics. For more detail, see [UG381](#): *Spartan-6 FPGA SelectIO Resources User Guide*.

Table 34: SSO Limit per V_{CC0}/GND Pair (Cont'd)

| V _{CC0} | I/O Standard | Drive | Slew | SSO Limit per V _{CC0} /GND Pair | | | | | |
|------------------|--------------|-------|----------------|--|----------|---|--------------|----|----|
| | | | | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 | | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 | | | |
| | | | | Bank 0/2 | Bank 1/3 | Bank 0/2 | Bank 1/3/4/5 | | |
| 3.3V | LVTTTL | 2 | Fast | 53 | 65 | 53 | 62 | | |
| | | | Slow | 70 | 80 | 70 | 73 | | |
| | | | QuietIO | 79 | 89 | 79 | 91 | | |
| | | 4 | Fast | 23 | 30 | 23 | 27 | | |
| | | | Slow | 34 | 41 | 34 | 37 | | |
| | | | QuietIO | 44 | 49 | 44 | 46 | | |
| | | 6 | Fast | 16 | 21 | 16 | 20 | | |
| | | | Slow | 21 | 28 | 21 | 25 | | |
| | | | QuietIO | 34 | 39 | 34 | 34 | | |
| | | 8 | Fast | 12 | 16 | 12 | 15 | | |
| | | | Slow | 16 | 22 | 16 | 19 | | |
| | | | QuietIO | 27 | 28 | 27 | 24 | | |
| | | 12 | Fast | 1 | 3 | 1 | 1 | | |
| | | | Slow | 2 | 5 | 2 | 4 | | |
| | | | QuietIO | 2 | 10 | 2 | 8 | | |
| | | 16 | Fast | 1 | 3 | 1 | 1 | | |
| | | | Slow | 1 | 7 | 1 | 2 | | |
| | | | QuietIO | 3 | 11 | 3 | 8 | | |
| | | 24 | Fast | 1 | 2 | 1 | 1 | | |
| | | | Slow | 2 | 5 | 2 | 2 | | |
| | | | QuietIO | 8 | 9 | 8 | 8 | | |
| | | | PCI33_3 | | | 18 | 19 | 18 | 19 |
| | | | PCI66_3 | | | 18 | 19 | 18 | 19 |
| | | | SSTL_3_I | | | 5 | 8 | 5 | 8 |
| | | | SSTL_3_II | | | 3 | 5 | 3 | 3 |
| | | | DIFF_SSTL_3_I | | | 15 | 24 | 15 | 24 |
| | | | DIFF_SSTL_3_II | | | 9 | 15 | 9 | 9 |
| | SDIO | | | 17 | 18 | 17 | 15 | | |

Table 45: Device DNA Interface Port Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|-----------------------------------|--|-------------|-----|----|-----|----------|
| | | -3 | -3N | -2 | -1L | |
| T _{DNASSU} | Setup time on SHIFT before the rising edge of CLK | 7 | | | | ns, Min |
| T _{DNASH} | Hold time on SHIFT after the rising edge of CLK | 1 | | | | ns, Min |
| T _{DNADSU} | Setup time on DIN before the rising edge of CLK | 7 | | | | ns, Min |
| T _{DNADH} | Hold time on DIN after the rising edge of CLK | 1 | | | | ns, Min |
| T _{DNARSU} | Setup time on READ before the rising edge of CLK | 7 | | | | ns, Min |
| | | 1,000 | | | | ns, Max |
| T _{DNARH} | Hold time on READ after the rising edge of CLK | 1 | | | | ns, Min |
| T _{DNADCKO} | Clock-to-output delay on DOUT after rising edge of CLK | 0.5 | | | | ns, Min |
| | | 6 | | | | ns, Max |
| T _{DNACLK⁽²⁾} | CLK frequency | 2 | | | | MHz, Max |
| T _{DNACLKL} | CLK Low time | 50 | | | | ns, Min |
| T _{DNACLKH} | CLK High time | 50 | | | | ns, Min |

Notes:

1. The minimum READ pulse width is 8 ns, the maximum READ pulse width is 1 μs.
2. Also applies to TCK when reading DNA through the boundary-scan port.

Table 46: Suspend Mode Switching Characteristics

| Symbol | Description | Min | Max | Units |
|--------------------------------|--|-----|------|-------|
| Entering Suspend Mode | | | | |
| T _{SUSPENDHIGH_AWAKE} | Rising edge of SUSPEND pin to falling edge of AWAKE pin without glitch filter | 2.5 | 14 | ns |
| T _{SUSPENDFILTER} | Adjustment to SUSPEND pin rising edge parameters when glitch filter enabled | 31 | 430 | ns |
| T _{SUSPEND_GWE} | Rising edge of SUSPEND pin until FPGA output pins drive their defined SUSPEND constraint behavior (without glitch filter) | – | 15 | ns |
| T _{SUSPEND_GTS} | Rising edge of SUSPEND pin to write-protect lock on all writable clocked elements (without glitch filter) | – | 15 | ns |
| T _{SUSPEND_DISABLE} | Rising edge of the SUSPEND pin to FPGA input pins and interconnect disabled (without glitch filter) | – | 1500 | ns |
| Exiting Suspend Mode | | | | |
| T _{SUSPENDLOW_AWAKE} | Falling edge of the SUSPEND pin to rising edge of the AWAKE pin. Does not include DCM or PLL lock time. | 7 | 75 | μs |
| T _{SUSPEND_ENABLE} | Falling edge of the SUSPEND pin to FPGA input pins and interconnect re-enabled | 7 | 41 | μs |
| T _{AWAKE_GWE1} | Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using sw_clk:InternalClock and sw_gwe_cycle:1 . | – | 80 | ns |
| T _{AWAKE_GWE512} | Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using sw_clk:InternalClock and sw_gwe_cycle:512 . | – | 20.5 | μs |
| T _{AWAKE_GTS1} | Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using sw_clk:InternalClock and sw_gts_cycle:1 . | – | 80 | ns |
| T _{AWAKE_GTS512} | Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using sw_clk:InternalClock and sw_gts_cycle:512 . | – | 20.5 | μs |
| T _{SCP_AWAKE} | Rising edge of SCP pins to rising edge of AWAKE pin | 7 | 75 | μs |

Table 54: Switching Characteristics for the Delay-Locked Loop (DLL)⁽¹⁾

| Symbol | Description | Speed Grade | | | | | | | | Units |
|--|---|---|------|--------|------|--------|------|---------------------------------------|------|-------|
| | | -3 | | -3N | | -2 | | -1L | | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | |
| Output Frequency Ranges | | | | | | | | | | |
| CLKOUT_FREQ_CLK0 | Frequency for the CLK0 and CLK180 outputs. | 5 | 280 | 5 | 280 | 5 | 250 | 5 | 175 | MHz |
| CLKOUT_FREQ_CLK90 | Frequency for the CLK90 and CLK270 outputs. | 5 | 200 | 5 | 200 | 5 | 200 | 5 | 175 | MHz |
| CLKOUT_FREQ_2X | Frequency for the CLK2X and CLK2X180 outputs. | 10 | 375 | 10 | 375 | 10 | 334 | 10 | 250 | MHz |
| CLKOUT_FREQ_DV | Frequency for the CLKDV output. | 0.3125 | 186 | 0.3125 | 186 | 0.3125 | 166 | 0.3125 | 88.6 | MHz |
| Output Clock Jitter⁽²⁾⁽³⁾⁽⁴⁾ | | | | | | | | | | |
| CLKOUT_PER_JITT_0 | Period jitter at the CLK0 output. | – | ±100 | – | ±100 | – | ±100 | – | ±100 | ps |
| CLKOUT_PER_JITT_90 | Period jitter at the CLK90 output. | – | ±150 | – | ±150 | – | ±150 | – | ±150 | ps |
| CLKOUT_PER_JITT_180 | Period jitter at the CLK180 output. | – | ±150 | – | ±150 | – | ±150 | – | ±150 | ps |
| CLKOUT_PER_JITT_270 | Period jitter at the CLK270 output. | – | ±150 | – | ±150 | – | ±150 | – | ±150 | ps |
| CLKOUT_PER_JITT_2X | Period jitter at the CLK2X and CLK2X180 outputs. | Maximum = ±[0.5% of CLKIN period + 100] | | | | | | | | ps |
| CLKOUT_PER_JITT_DV1 | Period jitter at the CLKDV output when performing integer division. | – | ±150 | – | ±150 | – | ±150 | – | ±150 | ps |
| CLKOUT_PER_JITT_DV2 | Period jitter at the CLKDV output when performing non-integer division. | Maximum = ±[0.5% of CLKIN period + 100] | | | | | | | | ps |
| Duty Cycle⁽⁴⁾ | | | | | | | | | | |
| CLKOUT_DUTY_CYCLE_DLL | Duty cycle variation for the CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV outputs, including the BUFGMUX and clock tree duty-cycle distortion. | Typical = ±[1% of CLKIN period + 350] | | | | | | | | ps |
| Phase Alignment⁽⁴⁾ | | | | | | | | | | |
| CLKIN_CLKFB_PHASE | Phase offset between the CLKIN and CLKFB inputs (CLK_FEEDBACK = 1X). | – | ±150 | – | ±150 | – | ±150 | – | ±250 | ps |
| | Phase offset between the CLKIN and CLKFB inputs (CLK_FEEDBACK = 2X). ⁽⁶⁾ | – | ±250 | – | ±250 | – | ±250 | – | ±350 | |
| CLKOUT_PHASE_DLL | Phase offset between DLL outputs for CLK0 to CLK2X (not CLK2X180). | Maximum = ±[1% of CLKIN period + 100] | | | | | | | | ps |
| | Phase offset between DLL outputs for all others. | Maximum = ±[1% of CLKIN period + 150] | | | | | | Maximum = ±[1% of CLKIN period + 200] | | ps |

Table 54: Switching Characteristics for the Delay-Locked Loop (DLL)⁽¹⁾ (Cont'd)

| Symbol | Description | Speed Grade | | | | | | | | Units |
|-------------------------------|---|-------------|------|-----|------|-----|------|-----|------|-------|
| | | -3 | | -3N | | -2 | | -1L | | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | |
| LOCK_DLL ⁽³⁾ | When using the DLL alone: The time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase. CLKIN_FREQ_DLL < 50 MHz. | - | 5 | - | 5 | - | 5 | - | 5 | ms |
| | When using the DLL alone: The time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase. CLKIN_FREQ_DLL > 50 MHz | - | 0.60 | - | 0.60 | - | 0.60 | - | 0.60 | ms |
| Delay Lines | | | | | | | | | | |
| DCM_DELAY_STEP ⁽⁵⁾ | Finest delay resolution, averaged over all steps. | 10 | 40 | 10 | 40 | 10 | 40 | 10 | 40 | ps |

Notes:

1. The values in this table are based on the operating conditions described in Table 2 and Table 53.
2. Indicates the maximum amount of output jitter that the DCM adds to the jitter on the CLKIN input.
3. For optimal jitter tolerance and faster LOCK time, use the CLKIN_PERIOD attribute.
4. Some jitter and duty-cycle specifications include 1% of input clock period or 0.01 UI. For example, this data sheet specifies a maximum jitter of ±(1% of CLKIN period + 150 ps). Assuming that the CLKIN frequency is 100 MHz, the equivalent CLKIN period is 10 ns. Since 1% of 10 ns is 0.1 ns or 100 ps, the maximum jitter is ±(100 ps + 150 ps) = ±250 ps.
5. A typical delay step size is 23 ps.
6. The timing analysis tools use the CLK_FEEDBACK = 1X condition for the CLKIN_CLKFB_PHASE value (reported as phase error). When using CLK_FEEDBACK = 2X, add 100 ps to the phase error for the CLKIN_CLKFB_PHASE value (as shown in this table).

Table 55: Recommended Operating Conditions for the Digital Frequency Synthesizer (DFS)⁽¹⁾

| Symbol | Description | Speed Grade | | | | | | | | Units |
|---|---|-------------|--------------------|-----|--------------------|-----|--------------------|-----|--------------------|-------|
| | | -3 | | -3N | | -2 | | -1L | | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | |
| Input Frequency Ranges⁽²⁾ | | | | | | | | | | |
| CLKIN_FREQ_FX | Frequency for the CLKIN input. Also described as F _{CLKIN} . | 0.5 | 375 ⁽³⁾ | 0.5 | 375 ⁽³⁾ | 0.5 | 333 ⁽³⁾ | 0.5 | 200 ⁽³⁾ | MHz |
| Input Clock Jitter Tolerance⁽⁴⁾ | | | | | | | | | | |
| CLKIN_CYC_JITT_FX_LF | Cycle-to-cycle jitter at the CLKIN input, based on CLKFX output frequency: F _{CLKFX} < 150 MHz. | - | ±300 | - | ±300 | - | ±300 | - | ±300 | ps |
| CLKIN_CYC_JITT_FX_HF | Cycle-to-cycle jitter at the CLKIN input, based on CLKFX output frequency: F _{CLKFX} > 150 MHz. | - | ±150 | - | ±150 | - | ±150 | - | ±150 | ps |
| CLKIN_PER_JITT_FX | Period jitter at the CLKIN input. | - | ±1 | - | ±1 | - | ±1 | - | ±1 | ns |

Notes:

1. DFS specifications apply when using either of the DFS outputs (CLKFX or CLKFX180).
2. When using both DFS and DLL outputs on the same DCM, follow the more restrictive CLKIN_FREQ_DLL specifications in Table 53.
3. The CLKIN_DIVIDE_BY_2 attribute increases the effective input frequency range. When set to TRUE, the input clock frequency is divided by two as it enters the DCM. Input clock frequencies for the clock buffer being used can be increased up to the F_{MAX} (see Table 48 and Table 49 for BUFIO2 and BUFG2 limits).
4. CLKIN input jitter beyond these limits can cause the DCM to lose LOCK.

Table 59: Switching Characteristics for the Phase-Shift Clock in Variable Phase Mode⁽¹⁾

| Symbol | Description | Amount of Phase Shift | Units |
|-----------------------------|---|---|-------|
| Phase Shifting Range | | | |
| MAX_STEPS ⁽²⁾ | When CLKIN < 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period. | $\pm(\text{INTEGER}(10 \times (\text{TCLKIN} - 3 \text{ ns})))$ | steps |
| | When CLKIN ≥ 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period. | $\pm(\text{INTEGER}(15 \times (\text{TCLKIN} - 3 \text{ ns})))$ | steps |
| FINE_SHIFT_RANGE_MIN | Minimum guaranteed delay for variable phase shifting. | $\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MIN})$ | ps |
| FINE_SHIFT_RANGE_MAX | Maximum guaranteed delay for variable phase shifting | $\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MAX})$ | ps |

Notes:

1. The values in this table are based on the operating conditions described in Table 53 and Table 58.
2. The maximum variable phase shift range, MAX_STEPS, is only valid when the DCM has no initial fixed-phase shifting, that is, the PHASE_SHIFT attribute is set to 0.
3. The DCM_DELAY_STEP values are provided at the end of Table 54.

Table 60: Miscellaneous DCM Timing Parameters⁽¹⁾

| Symbol | Description | Min | Max | Units |
|----------------|---------------------------------------|-----|-----|--------------|
| DCM_RST_PW_MIN | Minimum duration of a RST pulse width | 3 | – | CLKIN cycles |

Notes:

1. This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFXDV, CLKFX180) are unaffected.

Table 61: Frequency Synthesis

| Attribute | Min | Max |
|-----------------------------|-----|-----|
| CLKFX_MULTIPLY (DCM_SP) | 2 | 32 |
| CLKFX_DIVIDE (DCM_SP) | 1 | 32 |
| CLKDV_DIVIDE (DCM_SP) | 1.5 | 16 |
| CLKFX_MULTIPLY (DCM_CLKGEN) | 2 | 256 |
| CLKFX_DIVIDE (DCM_CLKGEN) | 1 | 256 |
| CLKFXDV_DIVIDE (DCM_CLKGEN) | 2 | 32 |

Table 62: DCM Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|------------------------|---------------|---------------|---------------|---------------|-------|
| | | -3 | -3N | -2 | -1L | |
| T _{DMCK_PSEN} /T _{DMCKC_PSEN} | PSEN Setup/Hold | 1.50/ 0.00 | 1.50/ 0.00 | 1.50/ 0.00 | 1.50/ 0.00 | ns |
| T _{DMCK_PSINCDEC} /T _{DMCKC_PSINCDEC} | PSINCDEC Setup/Hold | 1.50/ 0.00 | 1.50/ 0.00 | 1.50/ 0.00 | 1.50/ 0.00 | ns |
| T _{DMCKO_PSDONE} | Clock to out of PSDONE | 1.50 | 1.50 | 1.50 | 1.50 | ns |

Table 65: Global Clock Input to Output Delay With DCM in Source-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|---------------------------------|------------|-------------|------|------|------|-------|
| | | | -3 | -3N | -2 | -1L | |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, with DCM in Source-Synchronous Mode. | | | | | | | |
| T _{ICKOFDCM_0} | Global Clock and OUTFF with DCM | XC6SLX4 | 5.03 | N/A | 7.21 | 8.05 | ns |
| | | XC6SLX9 | 5.03 | 6.13 | 7.21 | 8.05 | ns |
| | | XC6SLX16 | 5.08 | 5.51 | 6.44 | 7.96 | ns |
| | | XC6SLX25 | 4.81 | 5.13 | 5.69 | 7.94 | ns |
| | | XC6SLX25T | 4.81 | 5.13 | 5.69 | N/A | ns |
| | | XC6SLX45 | 5.26 | 5.69 | 6.63 | 7.92 | ns |
| | | XC6SLX45T | 5.26 | 5.69 | 6.63 | N/A | ns |
| | | XC6SLX75 | 4.77 | 5.18 | 5.88 | 7.95 | ns |
| | | XC6SLX75T | 4.77 | 5.18 | 5.88 | N/A | ns |
| | | XC6SLX100 | 4.72 | 5.11 | 5.76 | 8.59 | ns |
| | | XC6SLX100T | 4.76 | 5.11 | 5.76 | N/A | ns |
| | | XC6SLX150 | 4.90 | 5.30 | 5.93 | 7.93 | ns |
| | | XC6SLX150T | 4.90 | 5.30 | 5.93 | N/A | ns |
| | | XA6SLX4 | 5.35 | N/A | 7.21 | N/A | ns |
| | | XA6SLX9 | 5.35 | N/A | 7.21 | N/A | ns |
| | | XA6SLX16 | 5.42 | N/A | 6.44 | N/A | ns |
| | | XA6SLX25 | 5.13 | N/A | 5.69 | N/A | ns |
| | | XA6SLX25T | 5.13 | N/A | 5.79 | N/A | ns |
| | | XA6SLX45 | 5.58 | N/A | 6.63 | N/A | ns |
| | | XA6SLX45T | 5.58 | N/A | 6.63 | N/A | ns |
| | | XA6SLX75 | 5.09 | N/A | 5.87 | N/A | ns |
| | | XA6SLX75T | 5.09 | N/A | 5.87 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 6.44 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 5.87 | 7.95 | ns |
| | | XQ6SLX75T | 5.09 | N/A | 5.87 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 6.06 | 7.93 | ns |
| XQ6SLX150T | 5.50 | N/A | 6.06 | N/A | ns | | |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM output jitter is already included in the timing calculation.

Table 67: Global Clock Input to Output Delay With PLL in Source-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|--|------------|-------------|------|------|------|-------|
| | | | -3 | -3N | -2 | -1L | |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> PLL in Source-Synchronous Mode. | | | | | | | |
| T _{ICKOFFLL_0} | Global Clock and OUTFF <i>with</i> PLL | XC6SLX4 | 5.49 | N/A | 7.44 | 8.55 | ns |
| | | XC6SLX9 | 5.49 | 6.29 | 7.44 | 8.55 | ns |
| | | XC6SLX16 | 5.23 | 5.77 | 6.79 | 8.21 | ns |
| | | XC6SLX25 | 5.00 | 5.35 | 6.10 | 8.54 | ns |
| | | XC6SLX25T | 5.00 | 5.35 | 6.10 | N/A | ns |
| | | XC6SLX45 | 5.59 | 6.03 | 7.02 | 8.39 | ns |
| | | XC6SLX45T | 5.59 | 6.03 | 7.02 | N/A | ns |
| | | XC6SLX75 | 4.96 | 5.41 | 6.22 | 8.32 | ns |
| | | XC6SLX75T | 4.96 | 5.41 | 6.22 | N/A | ns |
| | | XC6SLX100 | 4.97 | 5.42 | 6.21 | 9.08 | ns |
| | | XC6SLX100T | 5.01 | 5.42 | 6.21 | N/A | ns |
| | | XC6SLX150 | 4.59 | 5.06 | 5.86 | 8.13 | ns |
| | | XC6SLX150T | 4.59 | 5.06 | 5.86 | N/A | ns |
| | | XA6SLX4 | 5.79 | N/A | 7.32 | N/A | ns |
| | | XA6SLX9 | 5.79 | N/A | 7.32 | N/A | ns |
| | | XA6SLX16 | 5.56 | N/A | 6.66 | N/A | ns |
| | | XA6SLX25 | 5.40 | N/A | 5.97 | N/A | ns |
| | | XA6SLX25T | 5.40 | N/A | 6.07 | N/A | ns |
| | | XA6SLX45 | 5.89 | N/A | 6.90 | N/A | ns |
| | | XA6SLX45T | 5.89 | N/A | 6.90 | N/A | ns |
| | | XA6SLX75 | 5.27 | N/A | 6.12 | N/A | ns |
| | | XA6SLX75T | 5.27 | N/A | 6.12 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 6.80 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 6.12 | 8.32 | ns |
| | | XQ6SLX75T | 5.27 | N/A | 6.12 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 5.88 | 8.13 | ns |
| XQ6SLX150T | 5.21 | N/A | 5.88 | N/A | ns | | |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is included in the timing calculation.

Table 75: Global Clock Setup and Hold With PLL in Source-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|--|------------|-------------|-----------|-----------|-----------|-------|
| | | | -3 | -3N | -2 | -1L | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVC MOS25 Standard.⁽¹⁾ | | | | | | | |
| T _{PSPLL0} / T _{PHPLL0} | No Delay Global Clock and IFF ⁽²⁾ with PLL in Source-Synchronous Mode | XC6SLX4 | 0.47/1.08 | N/A | 0.47/1.60 | 1.15/1.68 | ns |
| | | XC6SLX9 | 0.47/1.08 | 0.47/1.35 | 0.47/1.60 | 1.15/1.68 | ns |
| | | XC6SLX16 | 0.37/0.75 | 0.37/0.82 | 0.51/0.94 | 0.57/1.31 | ns |
| | | XC6SLX25 | 0.69/1.06 | 0.69/1.06 | 0.69/1.06 | 1.86/1.67 | ns |
| | | XC6SLX25T | 0.69/1.06 | 0.69/1.06 | 0.69/1.06 | N/A | ns |
| | | XC6SLX45 | 0.57/1.05 | 0.65/1.10 | 0.65/1.18 | 1.02/1.65 | ns |
| | | XC6SLX45T | 0.57/1.06 | 0.65/1.10 | 0.65/1.18 | N/A | ns |
| | | XC6SLX75 | 0.86/1.04 | 0.87/1.04 | 0.90/1.04 | 1.34/1.55 | ns |
| | | XC6SLX75T | 0.86/1.04 | 0.87/1.04 | 0.90/1.04 | N/A | ns |
| | | XC6SLX100 | 0.53/1.13 | 0.54/1.13 | 0.55/1.13 | 0.89/2.39 | ns |
| | | XC6SLX100T | 0.53/1.13 | 0.54/1.13 | 0.55/1.13 | N/A | ns |
| | | XC6SLX150 | 0.50/1.31 | 0.51/1.31 | 0.52/1.31 | 1.02/1.72 | ns |
| | | XC6SLX150T | 0.50/1.31 | 0.51/1.31 | 0.52/1.31 | N/A | ns |
| | | XA6SLX4 | 0.71/0.93 | N/A | 0.62/1.47 | N/A | ns |
| | | XA6SLX9 | 0.71/0.93 | N/A | 0.62/1.47 | N/A | ns |
| | | XA6SLX16 | 0.92/0.69 | N/A | 0.63/0.82 | N/A | ns |
| | | XA6SLX25 | 0.99/0.94 | N/A | 0.96/0.94 | N/A | ns |
| | | XA6SLX25T | 0.99/0.94 | N/A | 1.04/0.94 | N/A | ns |
| | | XA6SLX45 | 0.63/1.02 | N/A | 0.72/1.05 | N/A | ns |
| | | XA6SLX45T | 0.63/1.02 | N/A | 0.72/1.05 | N/A | ns |
| | | XA6SLX75 | 0.88/0.89 | N/A | 1.02/0.89 | N/A | ns |
| | | XA6SLX75T | 0.88/0.89 | N/A | 1.02/0.89 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 1.25/0.96 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 1.02/0.89 | 1.34/1.55 | ns |
| XQ6SLX75T | 0.88/0.89 | N/A | 1.02/0.89 | N/A | ns | | |
| XQ6SLX150 | N/A | N/A | 0.63/1.19 | 1.02/1.72 | ns | | |
| XQ6SLX150T | 0.60/1.19 | N/A | 0.63/1.19 | N/A | ns | | |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 77: Global Clock Setup and Hold With DCM and PLL in Source-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|---|------------|-------------|-----------|-----------|-----------|-------|
| | | | -3 | -3N | -2 | -1L | |
| Example Data Input Set-Up and Hold Times Relative to a Forwarded Clock Input Pin, ⁽¹⁾ Using DCM, PLL, and Global Clock Buffer for the LVCMOS25 standard. | | | | | | | |
| T _{PSDCMPLL_0} / T _{PHDCMPLL_0} | No Delay Global Clock and IFF ⁽²⁾ with DCM in Source-Synchronous Mode and PLL in DCM2PLL Mode. | XC6SLX4 | 0.43/1.07 | N/A | 0.43/1.43 | 1.10/1.67 | ns |
| | | XC6SLX9 | 0.43/1.03 | 0.45/1.14 | 0.45/1.43 | 1.10/1.67 | ns |
| | | XC6SLX16 | 0.74/0.93 | 0.74/1.12 | 0.74/1.21 | 0.77/1.35 | ns |
| | | XC6SLX25 | 0.67/1.02 | 0.76/1.11 | 0.84/1.18 | 1.23/1.46 | ns |
| | | XC6SLX25T | 0.67/1.02 | 0.76/1.11 | 0.84/1.18 | N/A | ns |
| | | XC6SLX45 | 0.65/0.99 | 0.65/1.04 | 0.71/1.12 | 1.18/1.58 | ns |
| | | XC6SLX45T | 0.65/1.00 | 0.65/1.04 | 0.71/1.12 | N/A | ns |
| | | XC6SLX75 | 0.86/1.01 | 0.88/1.06 | 0.94/1.14 | 1.29/1.67 | ns |
| | | XC6SLX75T | 0.86/1.01 | 0.88/1.06 | 0.94/1.14 | N/A | ns |
| | | XC6SLX100 | 0.50/1.10 | 0.56/1.10 | 0.61/1.17 | 0.84/2.24 | ns |
| | | XC6SLX100T | 0.50/1.10 | 0.56/1.10 | 0.61/1.17 | N/A | ns |
| | | XC6SLX150 | 0.45/1.28 | 0.47/1.28 | 0.52/1.28 | 1.27/1.56 | ns |
| | | XC6SLX150T | 0.45/1.28 | 0.47/1.28 | 0.52/1.28 | N/A | ns |
| | | XA6SLX4 | 0.74/1.00 | N/A | 0.74/1.43 | N/A | ns |
| | | XA6SLX9 | 0.74/1.00 | N/A | 0.74/1.43 | N/A | ns |
| | | XA6SLX16 | 1.81/1.15 | N/A | 1.81/1.03 | N/A | ns |
| | | XA6SLX25 | 0.89/1.01 | N/A | 0.96/1.05 | N/A | ns |
| | | XA6SLX25T | 0.89/1.01 | N/A | 1.04/1.15 | N/A | ns |
| | | XA6SLX45 | 0.69/0.95 | N/A | 0.83/0.96 | N/A | ns |
| | | XA6SLX45T | 0.69/0.95 | N/A | 0.83/0.96 | N/A | ns |
| | | XA6SLX75 | 0.88/0.94 | N/A | 1.06/0.96 | N/A | ns |
| | | XA6SLX75T | 0.88/0.94 | N/A | 1.06/0.96 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 1.55/1.33 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 1.06/0.96 | 1.29/1.67 | ns |
| XQ6SLX75T | 0.88/0.94 | N/A | 1.06/0.96 | N/A | ns | | |
| XQ6SLX150 | N/A | N/A | 0.64/1.30 | 1.27/1.56 | ns | | |
| XQ6SLX150T | 0.58/1.30 | N/A | 0.64/1.30 | N/A | ns | | |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. The timing values were measured using the fine-phase adjustment feature of the DCM. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG. Package skew is not included in these measurements.
2. IFF = Input Flip-Flop

| Date | Version | Description of Revisions |
|----------|---------|---|
| 06/14/10 | 1.5 | <p>In Table 2, added note 5 and added temperature range to V_{FS} and R_{FUSE}. Removed speed grade delineation, revised I_{RPD} description, and updated note 2 in Table 4. Added note 2 to Table 7. Added DIFF_MOBILE_DDR to Table 8 and Table 10. Added note 4 to Table 15. Changed minimum DV_{PPIN} in Table 16. Updated $F_{GTPDRPCLK}$ in Table 19. Increased maximum T_{LLSKEW} in Table 22. Updated descriptions and added data to Table 23. Removed note 1 and added new data to the Networking Applications section in Table 25. Updated Table 26 and Table 27 to the data in ISE v12.1 software with speed specification v1.08. In Table 28, added DIFF_MOBILE_DDR and updated -4 speed grade data. Updated the maximum I/O pairs per bank in Table 33. Updated note 2 on Table 39. Revised the F_{MAX} in Table 44. In Table 47, updated description for $T_{SMCKCSO}$, revised values for T_{POR} and added Min value, added $T_{BPIICCK}$ and $T_{SPIICCK}$. Also in Table 47, added device dependencies to F_{SMCCK} and F_{RBCKK}. Updated and added data to Table 63 through Table 78, and Table 81. In Table 79, added data on the XC6SLX45-FG(G)676 and revised the XC6SLX45T and XC6SLX150T values.</p> <p>The following changes to this specification are addressed in the product change notice XCN10024, <i>MCB Performance and JTAG Revision Code for Spartan-6 LX16 and LX45 FPGAs</i>. In Table 2, revised the V_{CCINT} to add the memory controller block extended performance specifications. In Table 25, changed the standard specifications and added extended performance specifications for the memory controller block and note 2. Added note 4 and updated values in Table 34.</p> |
| 06/24/10 | 1.6 | <p>Production release of XC6SLX45T (-2 and -3 speed grades), XC6SLX16 and XC6SLX45 (-3 speed grade) devices which includes changes to Table 26 and Table 27 (ISE v12.1 software with speed specification v1.08).</p> <p>Added the -3N speed grade, which designates Spartan-6 devices that do not support MCB functionality. This includes changes to Table 2 (note 2), Table 25 (note 4), and Switching Characteristics (Table 26).</p> <p>Updated Simultaneously Switching Outputs discussion. Added -3 speed grade values for T_{TAP} and F_{MINCAL} values in Table 39. In Table 40, updated T_{RPW} (-2 and -3 speed grade) values and F_{TOG} (-3 speed grade) values. In Table 48, updated T_{GIO} (-2 and -3 speed grade) values. Updated -3 values in spread spectrum section of Table 57.</p> |
| 07/16/10 | 1.7 | <p>Production release of specific devices listed in Table 26 and Table 27 using ISE v12.2 software with speed specification v1.11. Added note 4 advising designers of the patch which contains v1.11. Also updated the -1L speed specification to v1.04. Updated numerous -4 and -1L values. Added -4 T_{TAP} values and F_{MINCAL} to Table 39. Revised T_{CINCK}/T_{CKCIN} in Table 40. In Table 41, revised T_{SHCKO}. In Table 42, revised T_{REG}. Added new -1L values to Table 47. Added and updated values in Table 79.</p> |
| 07/26/10 | 1.8 | <p>Production release of XC6SLX25, XC6SLX25T, XC6SLX100 and XC6SLX100T in the specific speed grades listed in Table 26 and Table 27 using ISE v12.2 software with speed specification v1.11. Added note 7 to Table 2 and moved V_{FS} and R_{FUSE} to a new Table 3. Added I_{HS} and note 4 to Table 4. Added note 1 to Table 28. Added and updated SSO limits per V_{CC0}/GND pairs in Table 34. Added note 3 to Table 47. In Table 54, removed -1L specifications for CLKOUT_PER_JITT_DV1/2 and revised CLKIN_CLKFB_PHASE and CLKOUT_PHASE_DLL values. Updated note 3 in both Table 56 and Table 57.</p> |
| 08/23/10 | 1.9 | <p>Updated values for $F_{GTPRANGE1}$, $F_{GTPRANGE2}$, and $F_{GPLLMIN}$ in Table 18. Revised -3 and -4 values in Table 21. Removed the -1L speed grade readback support restriction and note 3 in Table 47.</p> |
| 11/05/10 | 1.10 | <p>Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in Table 26 and Table 27 using ISE v12.3 software with speed specification v1.12 for the -2 speed grade available in the 12.3 <i>Speed Files Patch</i>. Added note 3 advising designers of the patch which contains v1.12.</p> <p>In Table 2, added note 4. In Table 4, added note 2. In Table 10, added notes 2 and 3. In Table 44, added note 2. In Table 47, updated symbol for T_{SMWCKK}/T_{SMCKKW}, changed -1L values for $T_{USERCCLKH}$ and $T_{USERCCLKL}$, and added and revised the modes for F_{MCKK} and F_{SMCKK}. In Table 53, redefined and expanded description for CLKIN_FREQ_DLL and rewrote note 3. Updated title of Table 58. Also in Table 78, revised T_{DCD_CLK} for XC6SLX150 and XC6SLX150T. Changed description of T_{PSFD}/T_{PHFD} in Table 71.</p> <p>For the -1L speed grade, updated data sheet to ISE 12.3 software with speed specification v1.05 which revised the values in the following tables: Table 25, Table 28, Table 35, Table 36, Table 37, Table 40 through Table 43, Table 48 through Table 56, Table 62 through Table 78, Table 80, and Table 81. Updated Notice of Disclaimer.</p> |

| Date | Version | Description of Revisions |
|----------|---------|---|
| 01/10/11 | 1.11 | <p>Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in Table 26 and Table 27 using ISE v12.4 software with speed specification v1.15 for the -4, -3, -3N, and -2 speed grades. Added note 3 to Table 27. Also updated the -1L speed grade requirements to ISE v12.4 software with speed specification v1.06. Revised -3N definition throughout the document.</p> <p>Added note 4 to Table 2 and updated note 5. Added information on V_{CCINT} to note 1 in Table 5. Updated Networking Applications -3 values in Table 25 to match improvements made in ISE v12.4. In Table 28, added note 1 and revised the T_{IOTP} values for LVDS_33, LVDS_25, MINI_LVDS_33, MINI_LVDS_25, RSDS_33, RSDS_25, TMDS_33, PPDS_33, and PPDS_25. Added note 3 to Table 55.</p> |
| 02/11/11 | 1.12 | <p>As described in XCN11008: Product Discontinuation Notice For Spartan-6 LXT -4 Devices, the -4 speed specifications have been discontinued. As outlined in page 2 of the XCN, designers currently using -4 speed specifications should rerun timing analysis using the new -3 speed specifications before moving to a replacement device.</p> <p>Updated the networking applications section of Table 25. Updated -2 speed specifications throughout document and added note 3 to Table 27 advising designers to use the -2 speed specification update (v1.17) with the ISE 12.4 software patch. Added F_{CLKDIV} to Table 37 and Table 38. Updated note 2 in Table 39. Updated units for $T_{SMCKCSO}$ and T_{BPICCO} in Table 47. Updated -1L in Table 71. Removed Note 2: <i>Package delay information is available for these device/package combinations. This information can be used to deskew the package</i> from Table 79.</p> |
| 03/31/11 | 2.0 | <p>Production release of XC6SLX45 in the -1L speed grades listed in Table 26 and Table 27 using ISE v13.1 software with -1L speed specification v1.06.</p> <p>In Table 39, removed values in the -1L column and added note 3 as IODELAY2 only supports Tap0 for lower-power devices. Updated copyright page 1 and Notice of Disclaimer.</p> |
| 05/20/11 | 2.1 | <p>Production release of XC6SLX100 and XC6SLX150 in the specific speed grades listed in Table 26 and Table 27 using ISE v13.1 software with -1L speed specification v1.06. Updated Table 27 and Note 7 with changes per XCN11012: Speed File Change for -3N Devices. Revised Switching Characteristics section for speed specifications: v1.18 for -3, -3N, and -2; including improvements in Table 73 through Table 77 and Table 81.</p> <p>Removed <i>Memory Controller Block</i> from the performance heading in Table 2 and revised Note 2. In Table 4, added Note 1 to C_{IN} and updated the description of R_{IN_TERM}. Updated Note 1 in Table 5. Updated Note 1 of Table 7. In Table 25, added and removed -1L specifications, increased the standard performance DDR3 specifications, removed the extended performance DDR3 row and updated Note 3 and Note 4. Clarified the introductory information for Table 28 and Table 30.</p> <p>In Table 32: Revised V_{MEAS} value for LVCMOS12; revised V_{REF} for LVDS_25, LVDS_33, BLVDS_25, MINI_LVDS_25, MINI_LVDS_33, RSDS_25, and RSDS_33; revised R_{REF} for BLVDS_25 and TMDS_33; and added Note 4 and Note 5. Updated Note 2 and Note 3 in Table 39.</p> <p>In Table 47, revised the values and description of T_{POR} including adding Note 3. Also in Table 47, augmented the description and added specifications for F_{RBCK} and removed XC6SLX4 from F_{MCCK} (maximum frequency, parallel mode (Master Select/MAPI/BPI)). Added BUFGMUX to Table 48 title. Added Table 50.</p> <p>In Table 52, revised specifications for $T_{EXTFVAR}$ and $F_{INJITTER}$. In Table 54 removed the 5 MHz < $CLKIN_FREQ_DLL$ parameter in the LOCK_DLL description. In both Table 56 and Table 57, removed the 5 MHz < F_{CLKIN} parameter in the LOCK_FX description. In Table 58, updated description for PSCLK_FREQ and PSCLK_PULSE.</p> <p>Revised title and symbol of Table 70, added new speed specifications for -1L, and added Note 2. Added Table 71.</p> |
| 07/11/11 | 2.2 | <p>Added the Automotive XA Spartan-6 and Defense-grade Spartan-6Q devices to all appropriate tables while sometimes removing the XC6S nomenclature. Added expanded temperature range (Q) to all appropriate tables. Updated T_{SOL} packages in Table 1. Added R_{OUT_TERM} to Table 4. Updated Note 2 on Table 13.</p> <p>Production release of the XC6SLX4, XC6SLX9, XC6SLX16, XC6SLX25, XC6SLX75, XQ6SLX75, and XQ6SLX150 in Table 26 and Table 27 using ISE v13.2 software with -1L speed specification v1.07.</p> <p>Production release of the XA6SLX16, XA6SLX25T, XA6SLX45, XA6SLX45T, XQ6SLX75, XQ6SLX75T, XQ6SLX150, and XQ6SLX150T in Table 26 and Table 27 using ISE v13.2 software with -2 and -3 speed specification v1.19.</p> <p>Added Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices(1). Updated CS(G)484 from CSG484 throughout data sheet. Clarified Note 3 in Table 39.</p> |
| 08/08/11 | 2.3 | <p>Production release of the XA6SLX25, XA6SLX75, and XA6SLX75T in Table 26 and Table 27 using ISE v13.2 software with -2 and -3 speed specification v1.19.</p> |