

Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	5831
Number of Logic Elements/Cells	74637
Total RAM Bits	3170304
Number of I/O	348
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	676-BGA
Supplier Device Package	676-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc6slx75t-3fg676i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)

Symbol		De	scription			Units
		-0.60 to 4.10	V			
			Commercial	20% overshoot duration	-0.75 to 4.25	V
				8% overshoot duration <sup>(5)</sup>	-0.75 to 4.40	V
				DC	-0.60 to 3.95	V
		All user and dedicated I/Os	Industrial	20% overshoot duration	-0.75 to 4.15	V
				4% overshoot duration <sup>(5)</sup>	-0.75 to 4.40	V
$V_{\rm IN}$ and $V_{\rm TS}^{(3)}$				DC	-0.60 to 3.95	V
			Expanded (Q)	20% overshoot duration	-0.75 to 4.15	V
	I/O input voltage or voltage applied to 3-state output,			4% overshoot duration <sup>(5)</sup>	-0.75 to 4.40	V
	relative to GND <sup>(4)</sup>	Restricted to maximum of 100 user I/Os	Commercial	20% overshoot duration	-0.75 to 4.35	V
				15% overshoot duration <sup>(5)</sup>	-0.75 to 4.40	V
				10% overshoot duration	-0.75 to 4.45	V
			Industrial	20% overshoot duration	-0.75 to 4.25	V
				10% overshoot duration	-0.75 to 4.35	V
				8% overshoot duration <sup>(5)</sup>	-0.75 to 4.40	V
				20% overshoot duration	-0.75 to 4.25	V
			Expanded (Q)	10% overshoot duration	-0.75 to 4.35	V
				8% overshoot duration <sup>(5)</sup>	-0.75 to 4.40	V
T <sub>STG</sub>	Storage temperature (ambient)					°C
	Maximum soldering temperature <sup>(6)</sup> (TQG144, CPG196, CSG225, CSG324, CSG484, and FTG256)					°C
T <sub>SOL</sub>	Maximum soldering temper	ature <sup>(6)</sup> (Pb-free packag	jes: FGG484, F	GG676, and FGG900)	+250	°C
	Maximum soldering temperature <sup>(6)</sup> (Pb packages: CS484, FT256, FG484, FG676, and FG900)					°C
T <sub>i</sub>	Maximum junction tempera	ture <sup>(6)</sup>			+125	°C

#### Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

2. When programming eFUSE,  $V_{FS} \le V_{CCAUX}$ . Requires up to 40 mA current. For read mode,  $V_{FS}$  can be between GND and 3.45 V.

3. I/O absolute maximum limit applied to DC and AC signals. Overshoot duration is the percentage of a data period that the I/O is stressed beyond 3.45V.

4. For I/O operation, refer to UG381: Spartan-6 FPGA SelectIO Resources User Guide.

5. Maximum percent overshoot duration to meet 4.40V maximum.

6. For soldering guidelines and thermal considerations, see <u>UG385</u>: *Spartan-6 FPGA Packaging and Pinout Specification*.

Symbol	D	Min	Тур	Мах	Units	
V <sub>DRINT</sub>	Data retention $V_{CCINT}$ voltage (below which configuration data might be lost)				-	V
V <sub>DRAUX</sub>	Data retention V <sub>CCAUX</sub> voltage (below v	2.0	-	-	V	
	V <sub>REF</sub> leakage current per pin for commercial (C) and industrial (I) devices				10	μA
I <sub>REF</sub>	V <sub>REF</sub> leakage current per pin for expan	ded (Q) devices	-15	-	15	μA
ار	Input or output leakage current per pin ( (I) devices	sample-tested) for commercial (C) and industrial	-10	_	10	μA
-	Input or output leakage current per pin (sample-tested) for expanded (Q) devices				15	μA
I	Leakage current on pins during hot	All pins except PROGRAM_B, DONE, and JTAG pins when HSWAPEN = 1	-20	-	20	μΑ
I <sub>HS</sub>	socketing with FPGA unpowered	PROGRAM_B, DONE, and JTAG pins, or other pins when HSWAPEN = 0	I <sub>HS</sub> + I <sub>RPL</sub>		J	μA
C <sub>IN</sub> <sup>(1)</sup>	Die input capacitance at the pad		_	_	10	pF
	Pad pull-up (when selected) @ $V_{IN} = 0^{10}$	V, $V_{CCO} = 3.3V$ or $V_{CCAUX} = 3.3V$	200	-	500	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 2.5V$ or $V_{CCAUX} = 2.5V$				350	μA
I <sub>RPU</sub>	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.8V$			_	200	μA
	Pad pull-up (when selected) @ $V_{IN} = 0^{10}$	V, V <sub>CCO</sub> = 1.5V	40	-	150	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.2V$			-	100	μA
	Pad pull-down (when selected) @ $V_{IN} = V_{CCO}$ , $V_{CCAUX} = 3.3V$		200	-	550	μA
I <sub>RPD</sub>	Pad pull-down (when selected) @ $V_{IN} = V_{CCO}$ , $V_{CCAUX} = 2.5V$				400	μA
I <sub>BATT</sub> (2)	Battery supply current		-	-	150	nA
R <sub>DT</sub> <sup>(3)</sup>	Resistance of optional input differential	termination circuit, $V_{CCAUX} = 3.3V$	-	100	_	Ω
	Thevenin equivalent resistance of progr (UNTUNED_SPLIT_25) for commercial	rammable input termination to V <sub>CCO</sub> I (C) and industrial (I) devices	23	25	55	Ω
	Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> (UNTUNED_SPLIT_25) for expanded (Q) devices				55	Ω
P (5)	Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> (UNTUNED_SPLIT_50) for commercial (C) and industrial (I) devices			50	72	Ω
R <sub>IN_TERM</sub> <sup>(5)</sup>	Thevenin equivalent resistance of progr (UNTUNED_SPLIT_50) for expanded (	rammable input termination to V <sub>CCO</sub> Q) devices	32	50	74	Ω
	Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> (UNTUNED_SPLIT_75) for commercial (C) and industrial (I) devices		56	75	109	Ω
	Thevenin equivalent resistance of progr (UNTUNED_SPLIT_75) for expanded (	rammable input termination to V <sub>CCO</sub> Q) devices	47	75	115	Ω
	Thevenin equivalent resistance of progr	rammable output termination (UNTUNED_25)	11	25	52	Ω
R <sub>OUT_TERM</sub>	Thevenin equivalent resistance of progr	rammable output termination (UNTUNED_50)	21	50	96	Ω
	Thevenin equivalent resistance of progr	rammable output termination (UNTUNED_75)	29	75	145	Ω

### Table 4: DC Characteristics Over Recommended Operating Conditions

### Notes:

1. The C<sub>IN</sub> measurement represents the die capacitance at the pad, not including the package.

2. Maximum value specified for worst case process at 25°C. LX75, LX75T, LX100, LX100T, LX150, and LX150T only.

3. Refer to IBIS models for  $R_{DT}$  variation and for values at  $V_{CCAUX}$  = 2.5V. IBIS values for  $R_{DT}$  are valid for all temperature ranges.

4. V<sub>CCO2</sub> is not required for data retention. The minimum V<sub>CCO2</sub> for power-on reset and configuration is 1.65V.

5. Termination resistance to a  $V_{CCO}/2$  level.

# eFUSE Read Endurance

Table 11 lists the minimum guaranteed number of read cycle operations for Device DNA and for the AES eFUSE key. For more information, see UG380: Spartan-6 FPGA Configuration User Guide.

### Table 11: eFUSE Read Endurance

Symbol	Description		Speed Grade			
	Description	-3	-3N	-2	-1L	(Min)
DNA_CYCLES	Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations.	30,000,000		Read Cycles		
AES_CYCLES	Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations.	30,000,000		Read Cycles		

# **GTP Transceiver Specifications**

GTP transceivers are available in the Spartan-6 LXT devices. See <u>DS160</u>: Spartan-6 Family Overview for more information.

## **GTP Transceiver DC Characteristics**

### Table 12: Absolute Maximum Ratings for GTP Transceivers<sup>(1)</sup>

Symbol	Description	MIn	Max	Units
MGTAVCC	Analog supply voltage for the GTP transmitter and receiver circuits relative to GND	-0.5	1.32	V
MGTAVTTTX	Analog supply voltage for the GTP transmitter termination circuit relative to GND	-0.5	1.32	V
MGTAVTTRX	Analog supply voltage for the GTP receiver termination circuit relative to GND	-0.5	1.32	V
MGTAVCCPLL	Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to $GND$	-0.5	1.32	V
MGTAVTTRCAL	Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom)	-0.5	1.32	V
V <sub>IN</sub>	Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage	-0.5	1.32	V
V <sub>MGTREFCLK</sub>	Reference clock absolute input voltage	-0.5	1.32	V

#### Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

### Table 13: Recommended Operating Conditions for GTP Transceivers<sup>(1)(2)(3)</sup>

Symbol	Description	Min	Тур	Max	Units
MGTAVCC	Analog supply voltage for the GTP transmitter and receiver circuits relative to GND	1.14	1.20	1.26	V
MGTAVTTTX	Analog supply voltage for the GTP transmitter termination circuit relative to GND	1.14	1.20	1.26	V
MGTAVTTRX	Analog supply voltage for the GTP receiver termination circuit relative to GND	1.14	1.20	1.26	V
MGTAVCCPLL	Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND	1.14	1.20	1.26	V
MGTAVTTRCAL	Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom)	1.14	1.20	1.26	V

#### Notes:

1. Each voltage listed requires the filter circuit described in UG386: Spartan-6 FPGA GTP Transceivers User Guide.

2. Voltages are specified for the temperature range of  $T_i = -40^{\circ}C$  to +125°C.

3. The voltage level of MGTAVCCPLL must not exceed the voltage level of MGTAVCC +10mV. The voltage level of MGTAVCC must not exceed the voltage level of MGTAVCCPLL.

# **GTP Transceiver DC Input and Output Levels**

Table 16 summarizes the DC output specifications of the GTP transceivers in Spartan-6 FPGAs. Figure 1 shows the singleended output voltage swing. Figure 2 shows the peak-to-peak differential output voltage.

Consult UG386: Spartan-6 FPGA GTP Transceivers User Guide for further details.

Table 16: GTP Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
DV <sub>PPIN</sub>	Differential peak-to-peak input External AC coupled voltage		140	_	2000	mV
V <sub>IN</sub>	Absolute input voltage DC coupled MGTAVTTRX = 1.2V		-400	_	MGTAVTTRX	mV
V <sub>CMIN</sub>	Common mode input voltage	DC coupled MGTAVTTRX = 1.2V	-	3/4 MGTAVTTRX	_	mV
DV <sub>PPOUT</sub>	Differential peak-to-peak output voltage <sup>(1)</sup>	Transmitter output swing is set to maximum setting	-	_	1000	mV
V <sub>SEOUT</sub>	Single-ended output voltage swi	ng <sup>(1)</sup>	-	-	500	mV
V <sub>CMOUTDC</sub>	Common mode output voltage	Equation based	MGTAVTTTX – V <sub>SEOUT</sub> /2			mV
R <sub>IN</sub>	Differential input resistance		80	100	130	Ω
R <sub>OUT</sub>	Differential output resistance			100	130	Ω
T <sub>OSKEW</sub>	Transmitter output skew			-	15	ps
C <sub>EXT</sub>	Recommended external AC coupling capacitor <sup>(2)</sup>			100	200	nF

#### Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in UG386: Spartan-6 FPGA GTP Transceivers User Guide and can result in values lower than reported in this table.

2. Other values can be used as appropriate to conform to specific protocols and standards.



Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

 Table 17 summarizes the DC specifications of the clock input of the GTP transceiver. Consult UG386: Spartan-6 FPGA GTP

 Transceivers User Guide for further details.

Table 26: Spartan-6 Device Speed Grade Designations

# **Switching Characteristics**

All values represented in this data sheet are based on these speed specifications: v1.20 for -3, -3N, and -2; and v1.08 for -1L. Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as

follows:

## Advance

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some underreporting might still occur.

## Preliminary

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

## Production

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are always representative of worst-case supply voltage and junction temperature conditions.

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device.

The -1L speed grade refers to the lower-power Spartan-6 devices. The -3N speed grade refers to the Spartan-6 devices that do not support MCB functionality.

Table 26 correlates the current status of each Spartan-6device on a per speed grade basis.

Dovice	Speed Grade Designations				
Device	Advance	Preliminary	Production		
XC6SLX4 <sup>(1)</sup>			-3, -2, -1L		
XC6SLX9			-3, -3N, -2, -1L		
XC6SLX16			-3, -3N, -2, -1L		
XC6SLX25			-3, -3N, -2, -1L		
XC6SLX25T			-3, -3N, -2		
XC6SLX45			-3, -3N, -2, -1L		
XC6SLX45T			-3, -3N, -2		
XC6SLX75			-3, -3N, -2, -1L		
XC6SLX75T			-3, -3N, -2		
XC6SLX100			-3, -3N, -2, -1L		
XC6SLX100T			-3, -3N, -2		
XC6SLX150			-3, -3N, -2, -1L		
XC6SLX150T			-3, -3N, -2		
XA6SLX4			-3, -2		
XA6SLX9			-3, -2		
XA6SLX16			-3, -2		
XA6SLX25			-3, -2		
XA6SLX25T			-3, -2		
XA6SLX45			-3, -2		
XA6SLX45T			-3, -2		
XA6SLX75			-3, -2		
XA6SLX75T			-3, -2		
XA6SLX100			-2		
XQ6SLX75			-2, -1L		
XQ6SLX75T			-3, -2		
XQ6SLX150			-2, -1L		
XQ6SLX150T			-3, -2		

### Notes:

1. The XC6SLX4 is not available in the -3N speed grade.

# **Testing of Switching Characteristics**

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Spartan-6 devices.

# **Production Silicon and ISE Software Status**

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases. Table 27 lists the production released Spartan-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE® software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Devies	Speed Grade Designations <sup>(2)</sup>							
Device	-3 <sup>(3)</sup>	-3N	-2 <sup>(4)</sup>	-1L				
XC6SLX4	ISE 12.4 v1.15	N/A	ISE 12.3 v1.12 <sup>(5)</sup>	ISE 13.2 v1.07				
XC6SLX9	ISE 12.4 v1.15	ISE 13.1 Update v1.18 <sup>(7)</sup>	ISE 12.3 v1.12 <sup>(5)</sup>	ISE 13.2 v1.07				
XC6SLX16	ISE 12.1 v1.08	ISE 13.1 Update v1.18 <sup>(7)</sup>	ISE 11.5 v1.06	ISE 13.2 v1.07				
XC6SLX25	ISE 12.2 v1.11 <sup>(6)</sup>	ISE 13.1 Update v1.18 <sup>(7)</sup>	ISE 12.2 v1.11 <sup>(6)</sup>	ISE 13.2 v1.07				
XC6SLX25T	ISE 12.2 v1.11 <sup>(6)</sup>	ISE 13.1 Update v1.18 <sup>(7)</sup>	ISE 12.2 v1.11 <sup>(6)</sup>	N/A				
XC6SLX45	ISE 12.1 v1.08	ISE 13.1 Update v1.18 <sup>(7)</sup>	ISE 11.5 v1.07	ISE 13.1 v1.06				
XC6SLX45T	ISE 12.1 v1.08	ISE 13.1 Update v1.18 <sup>(7)</sup>	ISE 12.1 v1.08	N/A				
XC6SLX75	ISE 12.2 v1.11 <sup>(6)</sup>	ISE 13.1 Update v1.18 <sup>(7)</sup>	ISE 12.2 v1.11 <sup>(6)</sup>	ISE 13.2 v1.07				
XC6SLX75T	ISE 12.2 v1.11 <sup>(6)</sup>	ISE 13.1 Update v1.18 <sup>(7)</sup>	ISE 12.2 v1.11 <sup>(6)</sup>	N/A				
XC6SLX100	ISE 12.2 v1.11 <sup>(6)</sup>	ISE 13.1 Update v1.18 <sup>(7)</sup>	ISE 12.2 v1.11 <sup>(6)</sup>	ISE 13.1 v1.06				
XC6SLX100T	ISE 12.2 v1.11 <sup>(6)</sup>	ISE 13.1 Update v1.18 <sup>(7)</sup>	ISE 12.2 v1.11 <sup>(6)</sup>	N/A				
XC6SLX150	ISE 12.2 v1.11 <sup>(6)</sup>	ISE 13.1 Update v1.18 <sup>(7)</sup>	ISE 12.2 v1.11 <sup>(6)</sup>	ISE 13.1 v1.06				
XC6SLX150T	ISE 12.2 v1.11 <sup>(6)</sup>	ISE 13.1 Update v1.18 <sup>(7)</sup>	ISE 12.2 v1.11 <sup>(6)</sup>	N/A				
XA6SLX4	ISE 13.2 v1.19	N/A	ISE 13.2 v1.19	N/A				
XA6SLX9	ISE 13.2 v1.19	N/A	ISE 13.2 v1.19	N/A				
XA6SLX16	ISE 13.2 v1.19	N/A	ISE 13.2 v1.19	N/A				
XA6SLX25	ISE 13.2 v1.19	N/A	ISE 13.2 v1.19	N/A				
XA6SLX25T	ISE 13.2 v1.19	N/A	ISE 13.2 v1.19	N/A				
XA6SLX45	ISE 13.2 v1.19	N/A	ISE 13.2 v1.19	N/A				
XA6SLX45T	ISE 13.2 v1.19	N/A	ISE 13.2 v1.19	N/A				
XA6SLX75	ISE 13.2 v1.19	N/A	ISE 13.2 v1.19	N/A				
XA6SLX75T	ISE 13.2 v1.19	N/A	ISE 13.2 v1.19	N/A				
XA6SLX100	N/A	N/A	ISE 13.3 v1.20	N/A				

Table 27: Spartan-6 Device Production Software and Speed Specification Release <sup>(1)</sup>	Table	27: Spartan-6	6 Device Productio	on Software and S	Speed Specificati	on Release <sup>(1)</sup>
---	-------	---------------	--------------------	-------------------	-------------------	---------------------------

Package	Devices	Description	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5
TO0144		V <sub>CCO</sub> /GND Pairs	3	3	2	3	N/A	N/A
TQG144	LX	Maximum I/O per Pair	8	8	13	8	N/A	N/A
CDC106		VCCO/GND Pairs	4	6	4	6	N/A	N/A
CPG196	LX	Maximum I/O per Pair	6	4	7	4	N/A	N/A
CSG225	LX	V <sub>CCO</sub> /GND Pairs	4	4	4	4	N/A	N/A
056225		Maximum I/O per Pair	10	10	9	10	N/A	N/A
		V <sub>CCO</sub> /GND Pairs	5	6	4	5	N/A	N/A
FT(G)256	LX	Maximum I/O per Pair	8	9	9	10	N/A	N/A
		V <sub>CCO</sub> /GND Pairs	6	6	6	6	N/A	N/A
000004	LX	Maximum I/O per Pair	10	9	10	9	N/A	N/A
CSG324	LXT	V <sub>CCO</sub> /GND Pairs	4	6	6	6	N/A	N/A
		Maximum I/O per Pair	4	9	10	9	N/A	N/A
CS(G)484	LX	V <sub>CCO</sub> /GND Pairs	8	13	8	13	N/A	N/A
		Maximum I/O per Pair	7	8	7	8	N/A	N/A
	LXT	V <sub>CCO</sub> /GND Pairs	7	12	8	13	N/A	N/A
		Maximum I/O per Pair	5	8	6	8	N/A	N/A
	LX	V <sub>CCO</sub> /GND Pairs	10	10	11	11	N/A	N/A
FC(C)404		Maximum I/O per Pair	6	8	9	8	N/A	N/A
FG(G)484		V <sub>CCO</sub> /GND Pairs	6	10	11	10	N/A	N/A
	LXT	Maximum I/O per Pair	7	8	7	8	N/A	N/A
		V <sub>CCO</sub> /GND Pairs	12	15	10	16	N/A	N/A
	LX45	Maximum I/O per Pair	3	7	8	7	N/A	N/A
		V <sub>CCO</sub> /GND Pairs	12	9	10	10	6	6
FG(G)676	LX75, LX100, LX150	Maximum I/O per Pair	9	10	9	9	8	9
		V <sub>CCO</sub> /GND Pairs	10	8	10	8	7	7
	LXT	Maximum I/O per Pair	8	7	8	8	7	7
		V <sub>CCO</sub> /GND Pairs	17	14	17	14	7	8
	LX	Maximum I/O per Pair	7	6	7	8	7	6
FG(G)900		V <sub>CCO</sub> /GND Pairs	15	14	13	14	7	8
	LXT	Maximum I/O per Pair	7	6	8	8	7	6

## Table 33: Spartan-6 FPGA V<sub>CCO</sub>/GND Pairs per Bank

					SSO Limit per	V <sub>CCO</sub> /GND Pa	ir		
v <sub>cco</sub>	I/O Standard	Drive	Slew	CSG225, F1	4, CPG196, Г(G)256, and a in CSG324	All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324			
				Bank 0/2	Bank 1/3	Bank 0/2	Bank 1/3/4/5		
			Fast	53	65	53	62		
		2	Slow	70	80	70	73		
			QuietIO	79	89	79	91		
			Fast	23	30	23	27		
		4	Slow	34	41	34	37		
			QuietIO	44	49	44	46		
			Fast	16	21	16	20		
		6	Slow	21	28	21	25		
			QuietIO	34	39	34	34		
			Fast	12	16	12	15		
	LVTTL	8	Slow	16	22	16	19		
			QuietIO	27	28	27	24		
			Fast	1	3	1	1		
0.01/		12	Slow	2	5	2	4		
3.3V			QuietIO	2	10	2	8		
			Fast	1	3	1	1		
		16	Slow	1	7	1	2		
			QuietIO	3	11	3	8		
			Fast	1	2	1	1		
		24	Slow	2	5	2	2		
			QuietIO	8	9	8	8		
	PCI33_3	1		18	19	18	19		
	PCI66_3			18	19	18	19		
	SSTL_3_I			5	8	5	8		
	SSTL_3_II			3	5	3	3		
	DIFF_SSTL_3_I			15	24	15	24		
	DIFF_SSTL_3_II			9	15	9	9		
	SDIO			17	18	17	15		

### Table 44: DSP48A1 Switching Characteristics (Cont'd)

Symbol	Description	Pre-		Post-		Units			
Symbol	Description		-3	-3N	-2	-1L	Onits		
T <sub>DSPDCK_OPMODE_PREG</sub> / T <sub>DSPCKD_OPMODE_PREG</sub>	OPMODE input to P register CLK	Yes	Yes	Yes	6.21/ 0.84	7.27/ 0.84	7.27/ -0.84	10.43/ 0.84	ns
		No	Yes	Yes	1.69/ –0.87	1.98/ -0.87	1.98/ –0.87	3.62/ 0.87	ns
		No	No	Yes	2.09/ 0.22	2.30/ 0.22	2.30/ 0.22	3.79/ 0.22	ns
Clock to Out from Output R	legister Clock to Output Pin					-			
T <sub>DSPCKO_P_PREG</sub>	CLK (PREG) to P output	N/A	N/A	N/A	1.20	1.34	1.34	1.90	ns
Clock to Out from Pipeline	Register Clock to Output Pins		1		1		1		1
T <sub>DSPCKO_P_MREG</sub>	CLK (MREG) to P output	N/A	N/A	Yes	3.38	3.95	3.95	5.83	ns
Clock to Out from Input Re	gister Clock to Output Pins		1						
T <sub>DSPCKO_P_A1REG</sub>	CLK (A1REG) to P output	N/A	Yes	Yes	5.02	5.87	5.87	9.65	ns
T <sub>DSPCKO_P_B1REG</sub>	CLK (B1REG) to P output	N/A	Yes	Yes	5.02	5.87	5.87	9.63	ns
T <sub>DSPCKO_P_CREG</sub>	CLK (CREG) to P output	N/A	N/A	Yes	3.12	3.64	3.64	5.24	ns
T <sub>DSPCKO_P_DREG</sub>	CLK (DREG) to P output	Yes	Yes	Yes	6.77	7.92	7.92	12.53	ns
Combinatorial Delays from	Input Pins to Output Pins		+				ł	1	+
T <sub>DSPDO_A_P</sub>	A input to P output	N/A	No	Yes	2.85	3.33	3.33	4.73	ns
		N/A	Yes	No <sup>(2)</sup>	3.35	3.93	3.93	6.74	ns
		N/A	Yes	Yes	4.56	5.22	5.22	8.94	ns
T <sub>DSPDO_B_P</sub>	B input to P output	Yes	No	No <sup>(2)</sup>	3.22	3.76	3.76	5.55	ns
		Yes	Yes	No <sup>(2)</sup>	6.01	6.54	6.54	9.76	ns
		Yes	Yes	Yes	6.27	7.34	7.34	11.96	ns
T <sub>DSPDO_C_P</sub>	C input to P output	N/A	N/A	Yes	2.69	3.15	3.15	4.68	ns
T <sub>DSPDO_D_P</sub>	D input to P output	Yes	Yes	Yes	6.31	7.38	7.38	11.81	ns
T <sub>DSPDO_OPMODE_P</sub>	OPMODE input to P output	Yes	Yes	Yes	6.43	7.52	7.52	11.84	ns
		No	Yes	Yes	4.84	5.66	5.66	9.25	ns
		No	No	Yes	3.11	3.49	3.49	5.03	ns
Maximum Frequency	•	+	•	+		+	+		+
F <sub>MAX</sub>	All registers used	Yes	Yes	Yes	390	333	333	213	MHz

### Notes:

1. A Yes signifies that the component is in the path. A No signifies that the component is being bypassed. N/A signifies not applicable because no path exists.

2. Implemented in the post-adder by adding to zero.

# **Configuration Switching Characteristics**

## Table 47: Configuration Switching Characteristics<sup>(1)</sup>

0 salad	Description	Speed Grade				
Symbol	Description	-3	-3N	-2	-1L	Units
Power-up Timing Cha	racteristics					
T <sub>PL</sub> <sup>(2)</sup>	PROGRAM_B Latency	4	4	4	5	ms, Max
T <sub>POR</sub> <sup>(2)</sup>	Power-on reset (50 ms ramp time) <sup>(3)</sup>	5/30	5/34	5/40	5/40	ms, Min/Max
	Power-on reset (10 ms ramp time)	5/25	5/29	5/35	5/40	ms, Min/Max
T <sub>PROGRAM</sub>	PROGRAM_B Pulse Width	500	500	500	500	ns, Min
Slave Serial Mode Pro	ogramming Switching	J.		I	1	
T <sub>DCCK</sub> /T <sub>CCKD</sub>	DIN Setup/Hold, slave mode	6.0/1.0	6.0/1.0	6.0/1.0	8.0/2.0	ns, Min
T <sub>CCO</sub>	CCLK to DOUT	12	12	12	17	ns, Max
F <sub>SCCK</sub>	Slave mode external CCLK	80	80	80	50	MHz, Max
	de Programming Switching					
T <sub>SMDCCK</sub> /T <sub>SMCCKD</sub>	SelectMAP Data Setup/Hold	6.0/1.0	6.0/1.0	6.0/1.0	8.0/2.0	ns, Min
T <sub>SMCSCCK</sub> /T <sub>SMCCKCS</sub>	CSI_B Setup/Hold	7.0/0.0	7.0/0.0	7.0/0.0	9.0/2.0	ns, Min
Т <sub>SMWCCK</sub> /Т <sub>SMCCKW</sub>	RDWR_B Setup/Hold	17.0/1.0	17.0/1.0	17.0/1.0	27.0/2.0	ns, Min
T <sub>SMCKCSO</sub>	CSO_B clock to out	16	16	16	26	ns, Max
T <sub>SMCO</sub>	CCLK to DATA out in readback	13	13	13	25	ns, Max
T <sub>SMCKBY</sub>	CCLK to BUSY out in readback	12	12	12	17	ns, Max
F <sub>SMCCK</sub>	Maximum CCLK frequency (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only)	50	50	50	25	MHz, Max
	Maximum CCLK frequency (LX100 and LX100T in x8 mode, LX150, and LX150T only)	40	40	40	20	MHz, Max
	Maximum CCLK frequency (LX100 and LX100T in x16 mode only)	35	35	35	20	MHz, Max
	Maximum Readback CCLK frequency, including block RAM (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only)	20	20	20	4	MHz, Max
F <sub>RBCCK</sub>	Maximum Readback CCLK frequency, ignoring block RAM (POST_CRC) (LX4, LX9, LX16, LX25, LX25T, LX45, LX45T, LX75, and LX75T only)	50	50	50	30	MHz, Max
	Maximum Readback CCLK frequency, including block RAM (LX100, LX100T, LX150, and LX150T only)	12	12	12	4	MHz, Max
	Maximum Readback CCLK frequency, ignoring block RAM (POST_CRC) (LX100, LX100T, LX150, and LX150T only)	35	35	35	20	MHz, Max
Boundary-Scan Port	Timing Specifications					
T <sub>TAPTCK</sub>	TMS and TDI Setup time before TCK	10	10	10	17	ns, Min
T <sub>TCKTAP</sub>	TMS and TDI Hold time after TCK	5.5	5.5	5.5	5.5	ns, Min
T <sub>TCKTDO</sub>	TCK falling edge to TDO output valid	6.5	6.5	6.5	8	ns, Max
Т <sub>ТСКН</sub>	TCK clock minimum High time	12	12	12	21	ns, Min
T <sub>TCKL</sub>	TCK clock minimum Low time	12	12	12	21	ns, Min
F <sub>TCK</sub>	Maximum configuration TCK clock frequency	33	33	33	18	MHz, Max
F <sub>TCKB</sub>	Maximum boundary-scan TCK clock frequency	33	33	33	18	MHz, Max
F <sub>TCKAES</sub>	Maximum AES key TCK clock frequency	2	2	2	2	MHz, Max

## *Table 54:* Switching Characteristics for the Delay-Locked Loop (DLL)<sup>(1)</sup> (Cont'd)

	Speed Grade									
Symbol	Description	-3		-3N		-2		-1L		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
LOCK_DLL <sup>(3)</sup>	When using the DLL alone: The time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase. CLKIN_FREQ_DLL < 50 MHz.	_	5	_	5	_	5	_	5	ms
	When using the DLL alone: The time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase. CLKIN_FREQ_DLL > 50 MHz	_	0.60	_	0.60	_	0.60	_	0.60	ms
Delay Lines										
DCM_DELAY_STEP <sup>(5)</sup>	Finest delay resolution, averaged over all steps.	10	40	10	40	10	40	10	40	ps

#### Notes:

1. The values in this table are based on the operating conditions described in Table 2 and Table 53.

2. Indicates the maximum amount of output jitter that the DCM adds to the jitter on the CLKIN input.

3. For optimal jitter tolerance and faster LOCK time, use the CLKIN\_PERIOD attribute.

Some jitter and duty-cycle specifications include 1% of input clock period or 0.01 UI. For example, this data sheet specifies a maximum jitter of ±(1% of CLKIN period + 150 ps). Assuming that the CLKIN frequency is 100 MHz, the equivalent CLKIN period is 10 ns. Since 1% of 10 ns is 0.1 ns or 100 ps, the maximum jitter is ±(100 ps + 150 ps) = ±250 ps.

5. A typical delay step size is 23 ps.

The timing analysis tools use the CLK\_FEEDBACK = 1X condition for the CLKIN\_CLKFB\_PHASE value (reported as phase error). When using CLK\_FEEDBACK = 2X, add 100 ps to the phase error for the CLKIN\_CLKFB\_PHASE value (as shown in this table).

### Table 55: Recommended Operating Conditions for the Digital Frequency Synthesizer (DFS)<sup>(1)</sup>

			Speed Grade							
Symbol	Description		.3	-:	BN	-	2	-*	1 L	Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Input Frequency Ranges	2)									
CLKIN_FREQ_FX	Frequency for the CLKIN input. Also described as $F_{CLKIN}$ .	0.5	375 <mark>(3)</mark>	0.5	375 <mark>(3)</mark>	0.5	333 <mark>(3)</mark>	0.5	200 <mark>(3)</mark>	MHz
Input Clock Jitter Toleran	ce <sup>(4)</sup>									
CLKIN_CYC_JITT_FX_LF	Cycle-to-cycle jitter at the CLKIN input, based on CLKFX output frequency: FCLKFX < 150 MHz.	_	±300	_	±300	_	±300	_	±300	ps
CLKIN_CYC_JITT_FX_HF	Cycle-to-cycle jitter at the CLKIN input, based on CLKFX output frequency: FCLKFX > 150 MHz.	_	±150	_	±150	_	±150	_	±150	ps
CLKIN_PER_JITT_FX	Period jitter at the CLKIN input.	-	±1	_	±1	_	±1	_	±1	ns

#### Notes:

1. DFS specifications apply when using either of the DFS outputs (CLKFX or CLKFX180).

2. When using both DFS and DLL outputs on the same DCM, follow the more restrictive CLKIN\_FREQ\_DLL specifications in Table 53.

The CLKIN\_DIVIDE\_BY\_2 attribute increases the effective input frequency range. When set to TRUE, the input clock frequency is divided by two as it enters the DCM. Input clock frequencies for the clock buffer being used can be increased up to the F<sub>MAX</sub> (see Table 48 and Table 49 for BUFG and BUFIO2 limits).

4. CLKIN input jitter beyond these limits can cause the DCM to lose LOCK.

www.xilinx.com

Table 56: Switching Characteristics for the Digital Frequency Synthesizer (DFS) for DCM_SP <sup>(1)</sup> Speed Grade	
	Speed Grade

					Speed	Grade	•			
Symbol	Description		-3	-3	-3N -			-2 -1L		
		Min	Max	Min	Max	Min	Max	Min	Max	
Output Frequency Ranges					1		1	1	ļ	
CLKOUT_FREQ_FX	Frequency for the CLKFX and CLKFX180 outputs	5	375	5	375	5	333	5	200	MHz
Output Clock Jitter <sup>(2)(3)</sup>	L	L.	1		1		1	1	1	
	Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN < 20 MHz			Use	the Clo	cking V	lizard			ps
CLKOUT_PER_JITT_FX	Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN > 20 MHz	Typical = $\pm(1\% \text{ of CLKFX period} + 100)$								ps
Duty Cycle <sup>(4)(5)</sup>	L	1								
CLKOUT_DUTY_CYCLE_FX	Duty cycle precision for the CLKFX and CLKFX180 outputs including the BUFGMUX and clock tree duty-cycle distortion							ps		
Phase Alignment <sup>(5)</sup>		1								
CLKOUT_PHASE_FX	Phase offset between the DFS CLKFX output and the DLL CLK0 output when both the DFS and DLL are used	_	±200	_	±200	_	±200	_	±250	ps
CLKOUT_PHASE_FX180	Phase offset between the DFS CLKFX180 output and the DLL CLK0 output when both the DFS and DLL are used	Maximum = ±(1% of CLKFX period + 200)							ps	
LOCKED Time	L	L								
LOCK_FX <sup>(2)</sup>	When FCLKIN < 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time.	_	5	_	5	_	5	_	5	ms
	When FCLKIN > 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time.	_	0.45	_	0.45	_	0.45	_	0.60	ms

#### Notes:

1. The values in this table are based on the operating conditions described in Table 2 and Table 55.

2. For optimal jitter tolerance and a faster LOCK time, use the CLKIN\_PERIOD attribute.

4. The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%.

Some duty cycle and alignment specifications include a percentage of the CLKFX output frequency is 100 MHz, the equivalent CLKFX period is 10 ns, and 1% of 10 ns is 0.1 ns or 100 ps. Accordingly, the maximum jitter is ±(100 ps + 200 ps) = ±300 ps.

www.xilinx.com

Output jitter is characterized with no input jitter. Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply, and PCB design. The actual maximum output jitter depends on the system application.

# Spartan-6 Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in Table 63 through Table 69. Values are expressed in nanoseconds unless otherwise noted.

Table 63: Global Clock Input to Output Delay Without DCM or PLL
---

Symbol	Description	Iop, 12mA, Fast Slew Rate, without DCM or PLL           XC6SLX4         6.12         N/A         7.68         9.4           XC6SLX9         6.12         6.51         7.68         9.4           XC6SLX9         6.12         6.51         7.68         9.4           XC6SLX16         5.98         6.42         7.48         9.1           XC6SLX25         6.20         6.69         7.84         9.4           XC6SLX25         6.20         6.69         7.84         9.4           XC6SLX25T         6.20         6.69         7.84         9.4           XC6SLX45         6.37         6.88         8.10         9.6           XC6SLX45T         6.37         6.88         8.10         9.6           XC6SLX45T         6.37         6.88         8.10         N//           XC6SLX45T         6.37         6.88         8.10         N//           XC6SLX45T         6.39         6.99         8.16         10.7           XC6SLX75         6.39         6.99         8.16         N//           XC6SLX100         6.59         7.18         8.41         N//           XC6SLX100T         6.98         7.68         8.80		- Units					
Бутрої	Description		-1L	- Units					
LVCMOS25 Globa	al Clock Input to Output Delay using Output Flip-Flo	p, 12mA, Fast Sle	Slew Rate, without DCM or PLL						
T <sub>ICKOF</sub>	Global Clock and OUTFF without DCM or PLL	XC6SLX4	6.12	N/A	7.68	9.41	ns		
		XC6SLX9	6.12	6.51	7.68	9.41	ns		
		XC6SLX16	5.98	6.42	7.48	9.10	ns		
		XC6SLX25	6.20	6.69	7.84	9.44	ns		
		XC6SLX25T	6.20	6.69	7.84	N/A	ns		
		XC6SLX45	6.37	6.88	8.10	9.61	ns		
		XC6SLX45T	6.37	6.88	8.10	N/A	ns		
		XC6SLX75	6.39	6.99	8.16	10.18	ns		
		XC6SLX75T	6.39	6.99	8.16	N/A	ns		
		XC6SLX100	6.59	7.18	8.41	10.31	ns		
		XC6SLX100T	6.59	7.18	8.41	N/A	ns		
		XC6SLX150	6.98	7.68	8.80	10.62	ns		
		XC6SLX150T	6.98	7.68	8.80	N/A	ns		
		XA6SLX4	6.44	N/A	7.68	N/A	ns		
		XA6SLX9	6.44	N/A	7.68	N/A	ns		
		XA6SLX16	6.30	N/A	7.48	N/A	ns		
		XA6SLX25	6.52	N/A	7.84	N/A	ns		
		XA6SLX25T	6.52	N/A	7.84	N/A	ns		
		XA6SLX45	6.69	N/A	8.12	N/A	ns		
		XA6SLX45T	6.69	N/A	8.12	N/A	ns		
		XA6SLX75	6.89	N/A	8.16	N/A	ns		
		XA6SLX75T	6.89	N/A	8.16	N/A	ns		
		XA6SLX100	N/A	N/A	8.36	N/A	ns		
		XQ6SLX75	N/A	N/A	8.16	10.18	ns		
		XQ6SLX75T	6.89	N/A	8.16	N/A	ns		
		XQ6SLX150	N/A	N/A	8.80	10.62	ns		
		XQ6SLX150T	7.61	N/A	8.80	N/A	ns		

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Symbol	Description	Device		Speed	Grade		Units
Symbol	Description	Device	-3	-3N	-2	-1L	Onits
LVCMOS25 Globa	al Clock Input to Output Delay using Output Flip	-Flop, 12mA, Fast Slev	w Rate, <i>wit</i>	h DCM in S	System-Sy	nchronou	s Mode.
T <sub>ICKOFDCM</sub>	Global Clock and OUTFF with DCM	XC6SLX4	4.23	N/A	6.11	6.60	ns
		XC6SLX9	4.23	5.17	6.11	6.60	ns
		XC6SLX16	4.28	4.57	5.34	6.36	ns
		XC6SLX25	3.95	4.18	4.59	6.91	ns
		XC6SLX25T	3.95	4.18	4.59	N/A	ns
		XC6SLX45	4.37	4.70	5.50	6.85	ns
		XC6SLX45T	4.37	4.70	5.50	N/A	ns
		XC6SLX75	3.90	4.23	4.77	6.31	ns
		XC6SLX75T	3.90	4.23	4.77	N/A	ns
		XC6SLX100	3.86	4.16	4.66	7.25	ns
		XC6SLX100T	3.90	4.16	4.66	N/A	ns
		XC6SLX150	4.03	4.33	4.83	6.63	ns
		XC6SLX150T	4.03	4.33	4.83	N/A	ns
		XA6SLX4	4.55	N/A	6.11	N/A	ns
		XA6SLX9	4.55	N/A	6.11	N/A	ns
		XA6SLX16	4.62	N/A	5.33	N/A	ns
		XA6SLX25	4.27	N/A	4.59	N/A	ns
		XA6SLX25T	4.27	N/A	4.69	N/A	ns
		XA6SLX45	4.69	N/A	5.50	N/A	ns
		XA6SLX45T	4.69	N/A	5.50	N/A	ns
		XA6SLX75	4.22	N/A	4.77	N/A	ns
		XA6SLX75T	4.22	N/A	4.77	N/A	ns
		XA6SLX100	N/A	N/A	5.34	N/A	ns
		XQ6SLX75	N/A	N/A	4.77	6.31	ns
		XQ6SLX75T	4.22	N/A	4.77	N/A	ns
		XQ6SLX150	N/A	N/A	4.96	6.63	ns
		XQ6SLX150T	4.62	N/A	4.96	N/A	ns

## Table 64: Global Clock Input to Output Delay With DCM in System-Synchronous Mode

Notes:

Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net. DCM output jitter is already included in the timing calculation. 1.

2.

Symbol	Description	Device		Units			
Symbol		Device	-3	-3N	-2	-1L	- Units
LVCMOS25 Globa	al Clock Input to Output Delay using Output Flip	-Flop, 12mA, Fast Sle	w Rate, wi	th DCM in S	Source-Sy	nchronou	s Mode.
T <sub>ICKOFDCM_0</sub>	Global Clock and OUTFF with DCM	XC6SLX4	5.03	N/A	7.21	8.05	ns
		XC6SLX9	5.03	6.13	7.21	8.05	ns
		XC6SLX16	5.08	5.51	6.44	7.96	ns
		XC6SLX25	4.81	5.13	5.69	7.94	ns
		XC6SLX25T	4.81	5.13	5.69	N/A	ns
		XC6SLX45	5.26	5.69	6.63	7.92	ns
		XC6SLX45T	5.26	5.69	6.63	N/A	ns
		XC6SLX75	4.77	5.18	5.88	7.95	ns
		XC6SLX75T	4.77	5.18	5.88	N/A	ns
		XC6SLX100	4.72	5.11	5.76	8.59	ns
		XC6SLX100T	4.76	5.11	5.76	N/A	ns
		XC6SLX150	4.90	5.30	5.93	7.93	ns
		XC6SLX150T	4.90	5.30	5.93	N/A	ns
		XA6SLX4	5.35	N/A	7.21	N/A	ns
		XA6SLX9	5.35	N/A	7.21	N/A	ns
		XA6SLX16	5.42	N/A	6.44	N/A	ns
		XA6SLX25	5.13	N/A	5.69	N/A	ns
		XA6SLX25T	5.13	N/A	5.79	N/A	ns
		XA6SLX45	5.58	N/A	6.63	N/A	ns
		XA6SLX45T	5.58	N/A	6.63	N/A	ns
		XA6SLX75	5.09	N/A	5.87	N/A	ns
		XA6SLX75T	5.09	N/A	5.87	N/A	ns
		XA6SLX100	N/A	N/A	6.44	N/A	ns
		XQ6SLX75	N/A	N/A	5.87	7.95	ns
		XQ6SLX75T	5.09	N/A	5.87	N/A	ns
		XQ6SLX150	N/A	N/A	6.06	7.93	ns
		XQ6SLX150T	5.50	N/A	6.06	N/A	ns

## Table 65: Global Clock Input to Output Delay With DCM in Source-Synchronous Mode

Notes:

Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net. DCM output jitter is already included in the timing calculation. 1.

2.

Symbol	Description	Device	Speed Grade				Units
Symbol	Description	Device	-3	-3N	-2	-1L	
LVCMOS25 Global and PLL in DCM2P	Clock Input to Output Delay using Output Flip-Flo LL Mode.	p, 12mA, Fast Slev	v Rate, <i>wit</i>	th DCM in S	System-Sy	rnchronou	s Mode
TICKOFDCM_PLL	Global Clock and OUTFF with DCM and PLL	XC6SLX4	4.78	N/A	6.32	7.09	ns
		XC6SLX9	4.78	5.24	6.32	7.09	ns
		XC6SLX16	4.70	5.12	5.94	6.63	ns
		XC6SLX25	4.70	5.09	5.92	7.30	ns
		XC6SLX25T	4.70	5.09	5.92	N/A	ns
		XC6SLX45	4.63	4.98	5.83	7.26	ns
		XC6SLX45T	4.63	4.98	5.83	N/A	ns
		XC6SLX75	4.68	5.04	5.88	6.90	ns
		XC6SLX75T	4.68	5.04	5.88	N/A	ns
		XC6SLX100	4.72	5.07	5.92	7.77	ns
		XC6SLX100T	4.76	5.07	5.92	N/A	ns
		XC6SLX150	4.44	4.73	5.31	6.96	ns
		XC6SLX150T	4.44	4.73	5.31	N/A	ns
		XA6SLX4	5.07	N/A	6.18	N/A	ns
		XA6SLX9	5.07	N/A	6.18	N/A	ns
		XA6SLX16	5.22	N/A	5.77	N/A	ns
		XA6SLX25	5.01	N/A	5.80	N/A	ns
		XA6SLX25T	5.01	N/A	5.90	N/A	ns
		XA6SLX45	4.93	N/A	5.67	N/A	ns
		XA6SLX45T	4.93	N/A	5.67	N/A	ns
		XA6SLX75	4.94	N/A	5.70	N/A	ns
		XA6SLX75T	4.94	N/A	5.70	N/A	ns
		XA6SLX100	N/A	N/A	5.77	N/A	ns
		XQ6SLX75	N/A	N/A	5.70	6.90	ns
		XQ6SLX75T	4.94	N/A	5.70	N/A	ns
		XQ6SLX150	N/A	N/A	5.31	6.96	ns
		XQ6SLX150T	5.02	N/A	5.31	N/A	ns

## Table 68: Global Clock Input to Output Delay With DCM and PLL in System-Synchronous Mode

Notes:

Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net. DCM and PLL output jitter are already included in the timing calculation. 1.

2.

Symbol	Description	Device	Speed Grade				
Symbol			-3	-3N	-2	-1L	Unite
Input Setup and	Hold Time Relative to Global Clock Ir	put Signal for LV	CMOS25 Sta	ndard. <sup>(1)</sup>			
T <sub>PSFD</sub> / T <sub>PHFD</sub>	Default Delay <sup>(2)</sup> Global Clock and	XC6SLX4	0.66/1.17	N/A	1.05/0.79	2.09/1.05	ns
	IFF <sup>(3)</sup> without DCM or PLL	XC6SLX9	0.66/1.17	0.75/1.17	1.05/1.17	2.09/1.05	ns
		XC6SLX16	0.87/1.16	0.93/1.16	0.96/1.16	1.86/1.06	ns
		XC6SLX25	0.68/0.77	0.81/0.81	0.87/0.82	2.21/1.33	ns
		XC6SLX25T	0.68/0.77	0.81/0.81	0.87/0.82	N/A	ns
		XC6SLX45	0.40/1.05	0.42/1.17	0.64/1.20	1.61/1.67	ns
		XC6SLX45T	0.40/1.05	0.42/1.17	0.64/1.20	N/A	ns
		XC6SLX75	0.41/1.11	0.41/1.13	0.80/1.14	1.23/1.82	ns
		XC6SLX75T	0.41/1.11	0.41/1.13	0.80/1.14	N/A	ns
		XC6SLX100	0.39/1.12	0.39/1.23	0.39/1.28	1.13/1.94	ns
		XC6SLX100T	0.39/1.12	0.39/1.23	0.39/1.28	N/A	ns
		XC6SLX150	0.23/1.54	0.23/1.62	0.23/1.62	1.14/2.05	ns
		XC6SLX150T	0.23/1.54	0.23/1.62	0.23/1.62	N/A	ns
		XA6SLX4	0.73/1.18	N/A	1.05/0.80	N/A	ns
		XA6SLX9	0.73/1.18	N/A	1.05/0.80	N/A	ns
		XA6SLX16	0.90/1.20	N/A	0.96/0.75	N/A	ns
		XA6SLX25	0.70/0.81	N/A	0.87/0.91	N/A	ns
		XA6SLX25T	0.76/0.81	N/A	1.03/0.91	N/A	ns
		XA6SLX45	0.40/1.06	N/A	0.64/1.20	N/A	ns
		XA6SLX45T	0.40/1.06	N/A	0.64/1.20	N/A	ns
		XA6SLX75	0.41/1.24	N/A	0.80/1.18	N/A	ns
		XA6SLX75T	0.41/1.24	N/A	0.80/1.18	N/A	ns
		XA6SLX100	N/A	N/A	0.86/1.55	N/A	ns
		XQ6SLX75	N/A	N/A	0.80/1.18	1.23/1.82	ns
		XQ6SLX75T	0.41/1.24	N/A	0.80/1.18	N/A	ns
		XQ6SLX150	N/A	N/A	0.28/1.57	1.14/2.05	ns
		XQ6SLX150T	0.28/1.78	N/A	0.28/1.57	N/A	ns

## Table 71: Global Clock Setup and Hold Without DCM or PLL (Default Delay)

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.

2. Default delay uses IODELAY2 tap 0.

3. IFF = Input Flip-Flop or Latch.

Symbol	Description	Device	Speed Grade				
			-3	-3N	-2	-1L	– Unit
Input Setup and Ho	old Time Relative to Global Clock In	put Signal for LV	CMOS25 Sta	andard. <mark>(1)</mark>			
T <sub>PSDCM0</sub> / T <sub>PHDCM0</sub>	No Delay Global Clock and IFF <sup>(2)</sup> with DCM in Source-Synchronous Mode	XC6SLX4	0.71/0.65	N/A	0.72/1.22	1.58/1.18	ns
		XC6SLX9	0.71/0.69	0.71/1.19	0.72/1.36	1.58/1.18	ns
		XC6SLX16	0.86/0.52	0.92/0.57	1.04/0.60	1.02/1.06	ns
		XC6SLX25	0.84/0.58	0.90/0.59	1.01/0.59	1.58/1.07	ns
		XC6SLX25T	0.84/0.58	0.90/0.59	1.01/0.59	N/A	ns
		XC6SLX45	0.85/0.70	0.90/0.76	0.98/0.79	1.34/1.34	ns
		XC6SLX45T	0.85/0.70	0.90/0.76	0.98/0.79	N/A	ns
		XC6SLX75	1.00/0.62	1.06/0.63	1.15/0.63	1.65/1.46	ns
		XC6SLX75T	1.00/0.71	1.06/0.72	1.15/0.72	N/A	ns
		XC6SLX100	0.81/0.68	0.81/0.69	0.94/0.69	1.42/2.07	ns
		XC6SLX100T	0.81/0.68	0.81/0.69	0.94/0.69	N/A	ns
		XC6SLX150	0.68/0.98	0.69/0.99	0.79/0.99	1.45/1.60	ns
		XC6SLX150T	0.68/0.98	0.69/0.99	0.79/0.99	N/A	ns
		XA6SLX4	0.81/0.74	N/A	0.72/1.36	N/A	ns
		XA6SLX9	0.81/0.74	N/A	0.72/1.36	N/A	ns
		XA6SLX16	1.01/0.56	N/A	1.04/0.60	N/A	ns
		XA6SLX25	0.94/0.76	N/A	1.06/0.77	N/A	ns
		XA6SLX25T	0.94/0.76	N/A	1.14/0.77	N/A	ns
		XA6SLX45	0.86/0.74	N/A	0.98/0.78	N/A	ns
		XA6SLX45T	0.86/0.74	N/A	0.98/0.78	N/A	ns
		XA6SLX75	1.02/0.71	N/A	1.15/0.72	N/A	ns
		XA6SLX75T	1.02/0.71	N/A	1.15/0.72	N/A	ns
		XA6SLX100	N/A	N/A	1.37/0.75	N/A	ns
		XQ6SLX75	N/A	N/A	1.15/0.72	1.65/1.46	ns
		XQ6SLX75T	1.02/0.71	N/A	1.15/0.72	N/A	ns
		XQ6SLX150	N/A	N/A	0.79/1.15	1.45/1.60	ns
		XQ6SLX150T	0.73/1.15	N/A	0.79/1.15	N/A	ns

### Table 73: Global Clock Setup and Hold With DCM in Source-Synchronous Mode

Notes:

 Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include DCM CLK0 jitter.

2. IFF = Input Flip-Flop or Latch

3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Symbol	Description	Device	Speed Grade				
Symbol	Description		-3	-3N	-2	-1L	Unit
Input Setup and He	old Time Relative to Global Clock Ir	put Signal for LV	CMOS25 Sta	andard. <sup>(1)</sup>	·	·	
T <sub>PSPLL0</sub> / T <sub>PHPLL0</sub>	No Delay Global Clock and IFF <sup>(2)</sup> with PLL in Source-Synchronous Mode	XC6SLX4	0.47/1.08	N/A	0.47/1.60	1.15/1.68	ns
		XC6SLX9	0.47/1.08	0.47/1.35	0.47/1.60	1.15/1.68	ns
		XC6SLX16	0.37/0.75	0.37/0.82	0.51/0.94	0.57/1.31	ns
		XC6SLX25	0.69/1.06	0.69/1.06	0.69/1.06	1.86/1.67	ns
		XC6SLX25T	0.69/1.06	0.69/1.06	0.69/1.06	N/A	ns
		XC6SLX45	0.57/1.05	0.65/1.10	0.65/1.18	1.02/1.65	ns
		XC6SLX45T	0.57/1.06	0.65/1.10	0.65/1.18	N/A	ns
		XC6SLX75	0.86/1.04	0.87/1.04	0.90/1.04	1.34/1.55	ns
		XC6SLX75T	0.86/1.04	0.87/1.04	0.90/1.04	N/A	ns
		XC6SLX100	0.53/1.13	0.54/1.13	0.55/1.13	0.89/2.39	ns
		XC6SLX100T	0.53/1.13	0.54/1.13	0.55/1.13	N/A	ns
		XC6SLX150	0.50/1.31	0.51/1.31	0.52/1.31	1.02/1.72	ns
		XC6SLX150T	0.50/1.31	0.51/1.31	0.52/1.31	N/A	ns
		XA6SLX4	0.71/0.93	N/A	0.62/1.47	N/A	ns
		XA6SLX9	0.71/0.93	N/A	0.62/1.47	N/A	ns
		XA6SLX16	0.92/0.69	N/A	0.63/0.82	N/A	ns
		XA6SLX25	0.99/0.94	N/A	0.96/0.94	N/A	ns
		XA6SLX25T	0.99/0.94	N/A	1.04/0.94	N/A	ns
		XA6SLX45	0.63/1.02	N/A	0.72/1.05	N/A	ns
		XA6SLX45T	0.63/1.02	N/A	0.72/1.05	N/A	ns
		XA6SLX75	0.88/0.89	N/A	1.02/0.89	N/A	ns
		XA6SLX75T	0.88/0.89	N/A	1.02/0.89	N/A	ns
		XA6SLX100	N/A	N/A	1.25/0.96	N/A	ns
		XQ6SLX75	N/A	N/A	1.02/0.89	1.34/1.55	ns
		XQ6SLX75T	0.88/0.89	N/A	1.02/0.89	N/A	ns
		XQ6SLX150	N/A	N/A	0.63/1.19	1.02/1.72	ns
		XQ6SLX150T	0.60/1.19	N/A	0.63/1.19	N/A	ns

## Table 75: Global Clock Setup and Hold With PLL in Source-Synchronous Mode

Notes:

 Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.

2. IFF = Input Flip-Flop or Latch

3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Date	Version	Description of Revisions
09/14/11	2.4	<ul> <li>Production release of the XA6SLX4 and XA6SLX9 devices in Table 26 and Table 27 using ISE v13.2 software with -2 and -3 speed specification v1.19. Added production released version of the XA6SLX100 to Table 26 and Table 27 using ISE v13.3 software with -2 speed specification v1.20.</li> <li>Updated R<sub>OUT_TERM</sub> description in Table 4. Fixed the LVPECL V<sub>H</sub> error in Table 31. Updated introduction in Simultaneously Switching Outputs. Added the XA6SLX100 to Table 63 through Table 78, and Table 81. Added Note 4 to Table 78 because the T<sub>CKSKEW</sub> for the XC6SLX100 is not the same as the T<sub>CKSKEW</sub> for the XA6SLX100.</li> <li>Revised the revision history for version 1.6 dated 06/24/10. Removed the parenthetical statement about the -3N speed grade: (specifications are identical to the -3 speed grade).</li> </ul>
10/17/11	3.0	<ul> <li>Changed the data sheet from Preliminary Product Specification to Product Specification.</li> <li>Updated the Switching Characteristics, page 19 speed specification version ISE v13.3 software to -2 and -3 speed specification v1.20 and -1L speed specification of v1.08. Also updated Note 1 in Table 27.</li> <li>In Table 43, <i>Block RAM Switching Characteristics</i>, the F<sub>MAX</sub> value for the -2 speed grade has been changed from 260 MHz to 280 MHz.</li> <li>In Table 54, <i>Switching Characteristics for the DLL</i>, a Note 6 was added and linked to CLKIN_CLKFB_PHASE.</li> </ul>