



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                             |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                    |
| Number of LABs/CLBs            | 5831                                                                                                                                        |
| Number of Logic Elements/Cells | 74637                                                                                                                                       |
| Total RAM Bits                 | 3170304                                                                                                                                     |
| Number of I/O                  | 268                                                                                                                                         |
| Number of Gates                | -                                                                                                                                           |
| Voltage - Supply               | 1.14V ~ 1.26V                                                                                                                               |
| Mounting Type                  | Surface Mount                                                                                                                               |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                             |
| Package / Case                 | 484-BBGA                                                                                                                                    |
| Supplier Device Package        | 484-FBGA (23x23)                                                                                                                            |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc6slx75t-4fgg484c">https://www.e-xfl.com/product-detail/xilinx/xc6slx75t-4fgg484c</a> |

Table 8: Recommended Operating Conditions for User I/Os Using Differential Signal Standards

| I/O Standard             | V <sub>CCO</sub> for Drivers |        |        |
|--------------------------|------------------------------|--------|--------|
|                          | V, Min                       | V, Nom | V, Max |
| LVDS_33                  | 3.0                          | 3.3    | 3.45   |
| LVDS_25                  | 2.25                         | 2.5    | 2.75   |
| BLVDS_25                 | 2.25                         | 2.5    | 2.75   |
| MINI_LVDS_33             | 3.0                          | 3.3    | 3.45   |
| MINI_LVDS_25             | 2.25                         | 2.5    | 2.75   |
| LVPECL_33 <sup>(1)</sup> | N/A—Inputs Only              |        |        |
| LVPECL_25                | N/A—Inputs Only              |        |        |
| RSDS_33                  | 3.0                          | 3.3    | 3.45   |
| RSDS_25                  | 2.25                         | 2.5    | 2.75   |
| TMDS_33 <sup>(1)</sup>   | 3.14                         | 3.3    | 3.45   |
| PPDS_33                  | 3.0                          | 3.3    | 3.45   |
| PPDS_25                  | 2.25                         | 2.5    | 2.75   |
| DISPLAY_PORT             | 2.3                          | 2.5    | 2.7    |
| DIFF_MOBILE_DDR          | 1.7                          | 1.8    | 1.9    |
| DIFF_HSTL_I              | 1.4                          | 1.5    | 1.6    |
| DIFF_HSTL_II             | 1.4                          | 1.5    | 1.6    |
| DIFF_HSTL_III            | 1.4                          | 1.5    | 1.6    |
| DIFF_HSTL_I_18           | 1.7                          | 1.8    | 1.9    |
| DIFF_HSTL_II_18          | 1.7                          | 1.8    | 1.9    |
| DIFF_HSTL_III_18         | 1.7                          | 1.8    | 1.9    |
| DIFF_SSTL3_I             | 3.0                          | 3.3    | 3.45   |
| DIFF_SSTL3_II            | 3.0                          | 3.3    | 3.45   |
| DIFF_SSTL2_I             | 2.3                          | 2.5    | 2.7    |
| DIFF_SSTL2_II            | 2.3                          | 2.5    | 2.7    |
| DIFF_SSTL18_I            | 1.7                          | 1.8    | 1.9    |
| DIFF_SSTL18_II           | 1.7                          | 1.8    | 1.9    |
| DIFF_SSTL15_II           | 1.425                        | 1.5    | 1.575  |

**Notes:**

1. LVPECL\_33 and TMDS\_33 inputs require V<sub>CCAUX</sub> = 3.3V nominal.

## eFUSE Read Endurance

Table 11 lists the minimum guaranteed number of read cycle operations for Device DNA and for the AES eFUSE key. For more information, see [UG380: Spartan-6 FPGA Configuration User Guide](#).

Table 11: eFUSE Read Endurance

| Symbol     | Description                                                                                                 | Speed Grade |     |    |     | Units (Min) |
|------------|-------------------------------------------------------------------------------------------------------------|-------------|-----|----|-----|-------------|
|            |                                                                                                             | -3          | -3N | -2 | -1L |             |
| DNA_CYCLES | Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations. | 30,000,000  |     |    |     | Read Cycles |
| AES_CYCLES | Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations.               | 30,000,000  |     |    |     | Read Cycles |

## GTP Transceiver Specifications

GTP transceivers are available in the Spartan-6 LXT devices. See [DS160: Spartan-6 Family Overview](#) for more information.

### GTP Transceiver DC Characteristics

Table 12: Absolute Maximum Ratings for GTP Transceivers<sup>(1)</sup>

| Symbol                 | Description                                                                                            | Min  | Max  | Units |
|------------------------|--------------------------------------------------------------------------------------------------------|------|------|-------|
| MGTAVCC                | Analog supply voltage for the GTP transmitter and receiver circuits relative to GND                    | -0.5 | 1.32 | V     |
| MGTAVTTTX              | Analog supply voltage for the GTP transmitter termination circuit relative to GND                      | -0.5 | 1.32 | V     |
| MGTAVTTRX              | Analog supply voltage for the GTP receiver termination circuit relative to GND                         | -0.5 | 1.32 | V     |
| MGTAVCCPLL             | Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND                | -0.5 | 1.32 | V     |
| MGTAVTTRCAL            | Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom) | -0.5 | 1.32 | V     |
| V <sub>IN</sub>        | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage                                    | -0.5 | 1.32 | V     |
| V <sub>MGTREFCLK</sub> | Reference clock absolute input voltage                                                                 | -0.5 | 1.32 | V     |

#### Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 13: Recommended Operating Conditions for GTP Transceivers<sup>(1)(2)(3)</sup>

| Symbol      | Description                                                                                            | Min  | Typ  | Max  | Units |
|-------------|--------------------------------------------------------------------------------------------------------|------|------|------|-------|
| MGTAVCC     | Analog supply voltage for the GTP transmitter and receiver circuits relative to GND                    | 1.14 | 1.20 | 1.26 | V     |
| MGTAVTTTX   | Analog supply voltage for the GTP transmitter termination circuit relative to GND                      | 1.14 | 1.20 | 1.26 | V     |
| MGTAVTTRX   | Analog supply voltage for the GTP receiver termination circuit relative to GND                         | 1.14 | 1.20 | 1.26 | V     |
| MGTAVCCPLL  | Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND                | 1.14 | 1.20 | 1.26 | V     |
| MGTAVTTRCAL | Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom) | 1.14 | 1.20 | 1.26 | V     |

#### Notes:

- Each voltage listed requires the filter circuit described in [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#).
- Voltages are specified for the temperature range of T<sub>j</sub> = -40°C to +125°C.
- The voltage level of MGTAVCCPLL must not exceed the voltage level of MGTAVCC +10mV. The voltage level of MGTAVCC must not exceed the voltage level of MGTAVCCPLL.

## GTP Transceiver DC Input and Output Levels

Table 16 summarizes the DC output specifications of the GTP transceivers in Spartan-6 FPGAs. Figure 1 shows the single-ended output voltage swing. Figure 2 shows the peak-to-peak differential output voltage.

Consult [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) for further details.

Table 16: GTP Transceiver DC Specifications

| Symbol               | DC Parameter                                              | Conditions                                         | Min                               | Typ              | Max       | Units |
|----------------------|-----------------------------------------------------------|----------------------------------------------------|-----------------------------------|------------------|-----------|-------|
| DV <sub>PPIN</sub>   | Differential peak-to-peak input voltage                   | External AC coupled                                | 140                               | –                | 2000      | mV    |
| V <sub>IN</sub>      | Absolute input voltage                                    | DC coupled<br>MGTAVTTRX = 1.2V                     | –400                              | –                | MGTAVTTRX | mV    |
| V <sub>CMIN</sub>    | Common mode input voltage                                 | DC coupled<br>MGTAVTTRX = 1.2V                     | –                                 | 3/4<br>MGTAVTTRX | –         | mV    |
| DV <sub>PPOUT</sub>  | Differential peak-to-peak output voltage <sup>(1)</sup>   | Transmitter output swing is set to maximum setting | –                                 | –                | 1000      | mV    |
| V <sub>SEOUT</sub>   | Single-ended output voltage swing <sup>(1)</sup>          |                                                    | –                                 | –                | 500       | mV    |
| V <sub>CMOUTDC</sub> | Common mode output voltage                                | Equation based                                     | MGTAVTTTX – V <sub>SEOUT</sub> /2 |                  |           | mV    |
| R <sub>IN</sub>      | Differential input resistance                             |                                                    | 80                                | 100              | 130       | Ω     |
| R <sub>OUT</sub>     | Differential output resistance                            |                                                    | 80                                | 100              | 130       | Ω     |
| T <sub>OSKEW</sub>   | Transmitter output skew                                   |                                                    | –                                 | –                | 15        | ps    |
| C <sub>EXT</sub>     | Recommended external AC coupling capacitor <sup>(2)</sup> |                                                    | 75                                | 100              | 200       | nF    |

### Notes:

- The output swing and preemphasis levels are programmable using the attributes discussed in [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) and can result in values lower than reported in this table.
- Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

Table 17 summarizes the DC specifications of the clock input of the GTP transceiver. Consult [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) for further details.

Table 17: GTP Transceiver Clock DC Input Level Specification

| Symbol      | DC Parameter                            | Min | Typ | Max  | Units    |
|-------------|-----------------------------------------|-----|-----|------|----------|
| $V_{IDIFF}$ | Differential peak-to-peak input voltage | 200 | 800 | 2000 | mV       |
| $R_{IN}$    | Differential input resistance           | 80  | 100 | 120  | $\Omega$ |
| $C_{EXT}$   | Required external AC coupling capacitor | —   | 100 | —    | nF       |

## GTP Transceiver Switching Characteristics

Consult [UG386](#): *Spartan-6 FPGA GTP Transceivers User Guide* for further information.

Table 18: GTP Transceiver Performance

| Symbol          | Description                                               | Speed Grade  |              |              |     | Units |
|-----------------|-----------------------------------------------------------|--------------|--------------|--------------|-----|-------|
|                 |                                                           | -3           | -3N          | -2           | -1L |       |
| $F_{GTPMAX}$    | Maximum GTP transceiver data rate                         | 3.2          | 3.2          | 2.7          | N/A | Gb/s  |
| $F_{GTPRANGE1}$ | GTP transceiver data rate range when PLL_TXDIVSEL_OUT = 1 | 1.88 to 3.2  | 1.88 to 3.2  | 1.88 to 2.7  | N/A | Gb/s  |
| $F_{GTPRANGE2}$ | GTP transceiver data rate range when PLL_TXDIVSEL_OUT = 2 | 0.94 to 1.62 | 0.94 to 1.62 | 0.94 to 1.62 | N/A | Gb/s  |
| $F_{GTPRANGE3}$ | GTP transceiver data rate range when PLL_TXDIVSEL_OUT = 4 | 0.6 to 0.81  | 0.6 to 0.81  | 0.6 to 0.81  | N/A | Gb/s  |
| $F_{GPLLMAX}$   | Maximum PLL frequency                                     | 1.62         | 1.62         | 1.62         | N/A | GHz   |
| $F_{GPLLMIN}$   | Minimum PLL frequency                                     | 0.94         | 0.94         | 0.94         | N/A | GHz   |

Table 19: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol         | Description                                        | Speed Grade |     |     |     | Units |
|----------------|----------------------------------------------------|-------------|-----|-----|-----|-------|
|                |                                                    | -3          | -3N | -2  | -1L |       |
| $F_{GTPDRCLK}$ | GTP transceiver DCLK (DRP clock) maximum frequency | 125         | 125 | 100 | N/A | MHz   |

Table 20: GTP Transceiver Reference Clock Switching Characteristics

| Symbol      | Description                               | Conditions                                               | All LXT Speed Grades |     |     | Units   |
|-------------|-------------------------------------------|----------------------------------------------------------|----------------------|-----|-----|---------|
|             |                                           |                                                          | Min                  | Typ | Max |         |
| $F_{GCLK}$  | Reference clock frequency range           |                                                          | 60                   | —   | 160 | MHz     |
| $T_{RCLK}$  | Reference clock rise time                 | 20% – 80%                                                | —                    | 200 | —   | ps      |
| $T_{FCLK}$  | Reference clock fall time                 | 80% – 20%                                                | —                    | 200 | —   | ps      |
| $T_{DCREF}$ | Reference clock duty cycle                | Transceiver PLL only                                     | 45                   | 50  | 55  | %       |
| $T_{LOCK}$  | Clock recovery frequency acquisition time | Initial PLL lock                                         | —                    | —   | 1   | ms      |
| $T_{PHASE}$ | Clock recovery phase acquisition time     | Lock to data after PLL has locked to the reference clock | —                    | —   | 200 | $\mu$ s |




Figure 3: Reference Clock Timing Parameters

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)

| I/O Standard                    | T <sub>IOPI</sub> |      |      |                    | T <sub>IOOP</sub> |      |      |                    | T <sub>IOTP</sub> |      |      |                    | Units |
|---------------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|
|                                 | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    |       |
|                                 | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> |       |
| LVC MOS18, Slow, 24 mA          | 1.18              | 1.30 | 1.43 | 2.04               | 1.99              | 2.13 | 2.33 | 2.95               | 1.99              | 2.13 | 2.33 | 2.95               | ns    |
| LVC MOS18, Fast, 2 mA           | 1.18              | 1.30 | 1.43 | 2.04               | 3.59              | 3.73 | 3.93 | 4.53               | 3.59              | 3.73 | 3.93 | 4.53               | ns    |
| LVC MOS18, Fast, 4 mA           | 1.18              | 1.30 | 1.43 | 2.04               | 2.39              | 2.53 | 2.73 | 3.35               | 2.39              | 2.53 | 2.73 | 3.35               | ns    |
| LVC MOS18, Fast, 6 mA           | 1.18              | 1.30 | 1.43 | 2.04               | 1.88              | 2.02 | 2.22 | 2.84               | 1.88              | 2.02 | 2.22 | 2.84               | ns    |
| LVC MOS18, Fast, 8 mA           | 1.18              | 1.30 | 1.43 | 2.04               | 1.81              | 1.95 | 2.15 | 2.77               | 1.81              | 1.95 | 2.15 | 2.77               | ns    |
| LVC MOS18, Fast, 12 mA          | 1.18              | 1.30 | 1.43 | 2.04               | 1.71              | 1.85 | 2.05 | 2.67               | 1.71              | 1.85 | 2.05 | 2.67               | ns    |
| LVC MOS18, Fast, 16 mA          | 1.18              | 1.30 | 1.43 | 2.04               | 1.71              | 1.85 | 2.05 | 2.67               | 1.71              | 1.85 | 2.05 | 2.67               | ns    |
| LVC MOS18, Fast, 24 mA          | 1.18              | 1.30 | 1.43 | 2.04               | 1.71              | 1.85 | 2.05 | 2.67               | 1.71              | 1.85 | 2.05 | 2.67               | ns    |
| LVC MOS18_JEDEC, QUIETIO, 2 mA  | 0.94              | 1.06 | 1.19 | 1.41               | 5.91              | 6.05 | 6.25 | 6.79               | 5.91              | 6.05 | 6.25 | 6.79               | ns    |
| LVC MOS18_JEDEC, QUIETIO, 4 mA  | 0.94              | 1.06 | 1.19 | 1.41               | 4.75              | 4.89 | 5.09 | 5.64               | 4.75              | 4.89 | 5.09 | 5.64               | ns    |
| LVC MOS18_JEDEC, QUIETIO, 6 mA  | 0.94              | 1.06 | 1.19 | 1.41               | 4.04              | 4.18 | 4.38 | 4.96               | 4.04              | 4.18 | 4.38 | 4.96               | ns    |
| LVC MOS18_JEDEC, QUIETIO, 8 mA  | 0.94              | 1.06 | 1.19 | 1.41               | 3.71              | 3.85 | 4.05 | 4.62               | 3.71              | 3.85 | 4.05 | 4.62               | ns    |
| LVC MOS18_JEDEC, QUIETIO, 12 mA | 0.94              | 1.06 | 1.19 | 1.41               | 3.35              | 3.49 | 3.69 | 4.28               | 3.35              | 3.49 | 3.69 | 4.28               | ns    |
| LVC MOS18_JEDEC, QUIETIO, 16 mA | 0.94              | 1.06 | 1.19 | 1.41               | 3.20              | 3.34 | 3.54 | 4.13               | 3.20              | 3.34 | 3.54 | 4.13               | ns    |
| LVC MOS18_JEDEC, QUIETIO, 24 mA | 0.94              | 1.06 | 1.19 | 1.41               | 2.96              | 3.10 | 3.30 | 3.98               | 2.96              | 3.10 | 3.30 | 3.98               | ns    |
| LVC MOS18_JEDEC, Slow, 2 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 4.59              | 4.73 | 4.93 | 5.54               | 4.59              | 4.73 | 4.93 | 5.54               | ns    |
| LVC MOS18_JEDEC, Slow, 4 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 3.69              | 3.83 | 4.03 | 4.60               | 3.69              | 3.83 | 4.03 | 4.60               | ns    |
| LVC MOS18_JEDEC, Slow, 6 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 3.00              | 3.14 | 3.34 | 3.94               | 3.00              | 3.14 | 3.34 | 3.94               | ns    |
| LVC MOS18_JEDEC, Slow, 8 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 2.19              | 2.33 | 2.53 | 3.18               | 2.19              | 2.33 | 2.53 | 3.18               | ns    |
| LVC MOS18_JEDEC, Slow, 12 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.99              | 2.13 | 2.33 | 2.95               | 1.99              | 2.13 | 2.33 | 2.95               | ns    |
| LVC MOS18_JEDEC, Slow, 16 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.99              | 2.13 | 2.33 | 2.95               | 1.99              | 2.13 | 2.33 | 2.95               | ns    |
| LVC MOS18_JEDEC, Slow, 24 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.99              | 2.13 | 2.33 | 2.95               | 1.99              | 2.13 | 2.33 | 2.95               | ns    |
| LVC MOS18_JEDEC, Fast, 2 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 3.57              | 3.71 | 3.91 | 4.52               | 3.57              | 3.71 | 3.91 | 4.52               | ns    |
| LVC MOS18_JEDEC, Fast, 4 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 2.39              | 2.53 | 2.73 | 3.35               | 2.39              | 2.53 | 2.73 | 3.35               | ns    |
| LVC MOS18_JEDEC, Fast, 6 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 1.88              | 2.02 | 2.22 | 2.84               | 1.88              | 2.02 | 2.22 | 2.84               | ns    |
| LVC MOS18_JEDEC, Fast, 8 mA     | 0.94              | 1.06 | 1.19 | 1.41               | 1.80              | 1.94 | 2.14 | 2.76               | 1.80              | 1.94 | 2.14 | 2.76               | ns    |
| LVC MOS18_JEDEC, Fast, 12 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.72              | 1.86 | 2.06 | 2.68               | 1.72              | 1.86 | 2.06 | 2.68               | ns    |
| LVC MOS18_JEDEC, Fast, 16 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.72              | 1.86 | 2.06 | 2.68               | 1.72              | 1.86 | 2.06 | 2.68               | ns    |
| LVC MOS18_JEDEC, Fast, 24 mA    | 0.94              | 1.06 | 1.19 | 1.41               | 1.72              | 1.86 | 2.06 | 2.68               | 1.72              | 1.86 | 2.06 | 2.68               | ns    |
| LVC MOS15, QUIETIO, 2 mA        | 0.98              | 1.10 | 1.23 | 1.79               | 5.47              | 5.61 | 5.81 | 6.38               | 5.47              | 5.61 | 5.81 | 6.38               | ns    |
| LVC MOS15, QUIETIO, 4 mA        | 0.98              | 1.10 | 1.23 | 1.79               | 4.61              | 4.75 | 4.95 | 5.51               | 4.61              | 4.75 | 4.95 | 5.51               | ns    |
| LVC MOS15, QUIETIO, 6 mA        | 0.98              | 1.10 | 1.23 | 1.79               | 4.07              | 4.21 | 4.41 | 4.97               | 4.07              | 4.21 | 4.41 | 4.97               | ns    |
| LVC MOS15, QUIETIO, 8 mA        | 0.98              | 1.10 | 1.23 | 1.79               | 3.91              | 4.05 | 4.25 | 4.81               | 3.91              | 4.05 | 4.25 | 4.81               | ns    |
| LVC MOS15, QUIETIO, 12 mA       | 0.98              | 1.10 | 1.23 | 1.79               | 3.53              | 3.67 | 3.87 | 4.51               | 3.53              | 3.67 | 3.87 | 4.51               | ns    |
| LVC MOS15, QUIETIO, 16 mA       | 0.98              | 1.10 | 1.23 | 1.79               | 3.32              | 3.46 | 3.66 | 4.31               | 3.32              | 3.46 | 3.66 | 4.31               | ns    |
| LVC MOS15, Slow, 2 mA           | 0.98              | 1.10 | 1.23 | 1.79               | 4.18              | 4.32 | 4.52 | 5.11               | 4.18              | 4.32 | 4.52 | 5.11               | ns    |
| LVC MOS15, Slow, 4 mA           | 0.98              | 1.10 | 1.23 | 1.79               | 3.42              | 3.56 | 3.76 | 4.34               | 3.42              | 3.56 | 3.76 | 4.34               | ns    |
| LVC MOS15, Slow, 6 mA           | 0.98              | 1.10 | 1.23 | 1.79               | 2.29              | 2.43 | 2.63 | 3.24               | 2.29              | 2.43 | 2.63 | 3.24               | ns    |

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)

| I/O Standard                    | T <sub>IOPI</sub> |      |      |                    | T <sub>IOOP</sub> |      |      |                    | T <sub>IOTP</sub> |      |      |                    | Units |
|---------------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|
|                                 | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    |       |
|                                 | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> |       |
| LVC MOS15, Slow, 8 mA           | 0.98              | 1.10 | 1.23 | 1.79               | 2.30              | 2.44 | 2.64 | 3.25               | 2.30              | 2.44 | 2.64 | 3.25               | ns    |
| LVC MOS15, Slow, 12 mA          | 0.98              | 1.10 | 1.23 | 1.79               | 2.03              | 2.17 | 2.37 | 2.99               | 2.03              | 2.17 | 2.37 | 2.99               | ns    |
| LVC MOS15, Slow, 16 mA          | 0.98              | 1.10 | 1.23 | 1.79               | 2.01              | 2.15 | 2.35 | 2.97               | 2.01              | 2.15 | 2.35 | 2.97               | ns    |
| LVC MOS15, Fast, 2 mA           | 0.98              | 1.10 | 1.23 | 1.79               | 3.29              | 3.43 | 3.63 | 4.24               | 3.29              | 3.43 | 3.63 | 4.24               | ns    |
| LVC MOS15, Fast, 4 mA           | 0.98              | 1.10 | 1.23 | 1.79               | 2.27              | 2.41 | 2.61 | 3.22               | 2.27              | 2.41 | 2.61 | 3.22               | ns    |
| LVC MOS15, Fast, 6 mA           | 0.98              | 1.10 | 1.23 | 1.79               | 1.78              | 1.92 | 2.12 | 2.74               | 1.78              | 1.92 | 2.12 | 2.74               | ns    |
| LVC MOS15, Fast, 8 mA           | 0.98              | 1.10 | 1.23 | 1.79               | 1.73              | 1.87 | 2.07 | 2.69               | 1.73              | 1.87 | 2.07 | 2.69               | ns    |
| LVC MOS15, Fast, 12 mA          | 0.98              | 1.10 | 1.23 | 1.79               | 1.73              | 1.87 | 2.07 | 2.64               | 1.73              | 1.87 | 2.07 | 2.64               | ns    |
| LVC MOS15, Fast, 16 mA          | 0.98              | 1.10 | 1.23 | 1.79               | 1.73              | 1.87 | 2.07 | 2.64               | 1.73              | 1.87 | 2.07 | 2.64               | ns    |
| LVC MOS15_JEDEC, QUIETIO, 2 mA  | 1.03              | 1.15 | 1.28 | 1.49               | 5.49              | 5.63 | 5.83 | 6.37               | 5.49              | 5.63 | 5.83 | 6.37               | ns    |
| LVC MOS15_JEDEC, QUIETIO, 4 mA  | 1.03              | 1.15 | 1.28 | 1.49               | 4.61              | 4.75 | 4.95 | 5.51               | 4.61              | 4.75 | 4.95 | 5.51               | ns    |
| LVC MOS15_JEDEC, QUIETIO, 6 mA  | 1.03              | 1.15 | 1.28 | 1.49               | 4.07              | 4.21 | 4.41 | 4.97               | 4.07              | 4.21 | 4.41 | 4.97               | ns    |
| LVC MOS15_JEDEC, QUIETIO, 8 mA  | 1.03              | 1.15 | 1.28 | 1.49               | 3.92              | 4.06 | 4.26 | 4.81               | 3.92              | 4.06 | 4.26 | 4.81               | ns    |
| LVC MOS15_JEDEC, QUIETIO, 12 mA | 1.03              | 1.15 | 1.28 | 1.49               | 3.54              | 3.68 | 3.88 | 4.51               | 3.54              | 3.68 | 3.88 | 4.51               | ns    |
| LVC MOS15_JEDEC, QUIETIO, 16 mA | 1.03              | 1.15 | 1.28 | 1.49               | 3.33              | 3.47 | 3.67 | 4.31               | 3.33              | 3.47 | 3.67 | 4.31               | ns    |
| LVC MOS15_JEDEC, Slow, 2 mA     | 1.03              | 1.15 | 1.28 | 1.49               | 4.18              | 4.32 | 4.52 | 5.13               | 4.18              | 4.32 | 4.52 | 5.13               | ns    |
| LVC MOS15_JEDEC, Slow, 4 mA     | 1.03              | 1.15 | 1.28 | 1.49               | 3.42              | 3.56 | 3.76 | 4.35               | 3.42              | 3.56 | 3.76 | 4.35               | ns    |
| LVC MOS15_JEDEC, Slow, 6 mA     | 1.03              | 1.15 | 1.28 | 1.49               | 2.29              | 2.43 | 2.63 | 3.25               | 2.29              | 2.43 | 2.63 | 3.25               | ns    |
| LVC MOS15_JEDEC, Slow, 8 mA     | 1.03              | 1.15 | 1.28 | 1.49               | 2.30              | 2.44 | 2.64 | 3.26               | 2.30              | 2.44 | 2.64 | 3.26               | ns    |
| LVC MOS15_JEDEC, Slow, 12 mA    | 1.03              | 1.15 | 1.28 | 1.49               | 2.01              | 2.15 | 2.35 | 2.97               | 2.01              | 2.15 | 2.35 | 2.97               | ns    |
| LVC MOS15_JEDEC, Slow, 16 mA    | 1.03              | 1.15 | 1.28 | 1.49               | 2.01              | 2.15 | 2.35 | 2.97               | 2.01              | 2.15 | 2.35 | 2.97               | ns    |
| LVC MOS15_JEDEC, Fast, 2 mA     | 1.03              | 1.15 | 1.28 | 1.49               | 3.28              | 3.42 | 3.62 | 4.22               | 3.28              | 3.42 | 3.62 | 4.22               | ns    |
| LVC MOS15_JEDEC, Fast, 4 mA     | 1.03              | 1.15 | 1.28 | 1.49               | 2.27              | 2.41 | 2.61 | 3.23               | 2.27              | 2.41 | 2.61 | 3.23               | ns    |
| LVC MOS15_JEDEC, Fast, 6 mA     | 1.03              | 1.15 | 1.28 | 1.49               | 1.78              | 1.92 | 2.12 | 2.74               | 1.78              | 1.92 | 2.12 | 2.74               | ns    |
| LVC MOS15_JEDEC, Fast, 8 mA     | 1.03              | 1.15 | 1.28 | 1.49               | 1.73              | 1.87 | 2.07 | 2.69               | 1.73              | 1.87 | 2.07 | 2.69               | ns    |
| LVC MOS15_JEDEC, Fast, 12 mA    | 1.03              | 1.15 | 1.28 | 1.49               | 1.73              | 1.87 | 2.07 | 2.63               | 1.73              | 1.87 | 2.07 | 2.63               | ns    |
| LVC MOS15_JEDEC, Fast, 16 mA    | 1.03              | 1.15 | 1.28 | 1.49               | 1.73              | 1.87 | 2.07 | 2.63               | 1.73              | 1.87 | 2.07 | 2.63               | ns    |
| LVC MOS12, QUIETIO, 2 mA        | 0.91              | 1.03 | 1.16 | 1.51               | 6.40              | 6.54 | 6.74 | 7.30               | 6.40              | 6.54 | 6.74 | 7.30               | ns    |
| LVC MOS12, QUIETIO, 4 mA        | 0.91              | 1.03 | 1.16 | 1.51               | 4.98              | 5.12 | 5.32 | 5.90               | 4.98              | 5.12 | 5.32 | 5.90               | ns    |
| LVC MOS12, QUIETIO, 6 mA        | 0.91              | 1.03 | 1.16 | 1.51               | 4.65              | 4.79 | 4.99 | 5.55               | 4.65              | 4.79 | 4.99 | 5.55               | ns    |
| LVC MOS12, QUIETIO, 8 mA        | 0.91              | 1.03 | 1.16 | 1.51               | 4.23              | 4.37 | 4.57 | 5.21               | 4.23              | 4.37 | 4.57 | 5.21               | ns    |
| LVC MOS12, QUIETIO, 12 mA       | 0.91              | 1.03 | 1.16 | 1.51               | 3.98              | 4.12 | 4.32 | 4.94               | 3.98              | 4.12 | 4.32 | 4.94               | ns    |
| LVC MOS12, Slow, 2 mA           | 0.91              | 1.03 | 1.16 | 1.51               | 4.98              | 5.12 | 5.32 | 5.91               | 4.98              | 5.12 | 5.32 | 5.91               | ns    |
| LVC MOS12, Slow, 4 mA           | 0.91              | 1.03 | 1.16 | 1.51               | 2.84              | 2.98 | 3.18 | 3.81               | 2.84              | 2.98 | 3.18 | 3.81               | ns    |
| LVC MOS12, Slow, 6 mA           | 0.91              | 1.03 | 1.16 | 1.51               | 2.77              | 2.91 | 3.11 | 3.72               | 2.77              | 2.91 | 3.11 | 3.72               | ns    |
| LVC MOS12, Slow, 8 mA           | 0.91              | 1.03 | 1.16 | 1.51               | 2.34              | 2.48 | 2.68 | 3.31               | 2.34              | 2.48 | 2.68 | 3.31               | ns    |
| LVC MOS12, Slow, 12 mA          | 0.91              | 1.03 | 1.16 | 1.51               | 2.08              | 2.22 | 2.42 | 3.06               | 2.08              | 2.22 | 2.42 | 3.06               | ns    |

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices (Cont'd)

| I/O Standard                    | T <sub>IOPI</sub> |      |      |                    | T <sub>IOOP</sub> |      |      |                    | T <sub>IOTP</sub> |      |      |                    | Units |
|---------------------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------------------|------|------|--------------------|-------|
|                                 | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    | Speed Grade       |      |      |                    |       |
|                                 | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> | -3                | -3N  | -2   | -1L <sup>(1)</sup> |       |
| LVC MOS12, Fast, 2 mA           | 0.91              | 1.03 | 1.16 | 1.51               | 3.46              | 3.60 | 3.80 | 4.44               | 3.46              | 3.60 | 3.80 | 4.44               | ns    |
| LVC MOS12, Fast, 4 mA           | 0.91              | 1.03 | 1.16 | 1.51               | 2.35              | 2.49 | 2.69 | 3.30               | 2.35              | 2.49 | 2.69 | 3.30               | ns    |
| LVC MOS12, Fast, 6 mA           | 0.91              | 1.03 | 1.16 | 1.51               | 1.79              | 1.93 | 2.13 | 2.75               | 1.79              | 1.93 | 2.13 | 2.75               | ns    |
| LVC MOS12, Fast, 8 mA           | 0.91              | 1.03 | 1.16 | 1.51               | 1.68              | 1.82 | 2.02 | 2.64               | 1.68              | 1.82 | 2.02 | 2.64               | ns    |
| LVC MOS12, Fast, 12 mA          | 0.91              | 1.03 | 1.16 | 1.51               | 1.66              | 1.80 | 2.00 | 2.62               | 1.66              | 1.80 | 2.00 | 2.62               | ns    |
| LVC MOS12_JEDEC, QUIETIO, 2 mA  | 1.50              | 1.62 | 1.75 | 1.88               | 6.39              | 6.53 | 6.73 | 7.31               | 6.39              | 6.53 | 6.73 | 7.31               | ns    |
| LVC MOS12_JEDEC, QUIETIO, 4 mA  | 1.50              | 1.62 | 1.75 | 1.88               | 4.98              | 5.12 | 5.32 | 5.88               | 4.98              | 5.12 | 5.32 | 5.88               | ns    |
| LVC MOS12_JEDEC, QUIETIO, 6 mA  | 1.50              | 1.62 | 1.75 | 1.88               | 4.67              | 4.81 | 5.01 | 5.54               | 4.67              | 4.81 | 5.01 | 5.54               | ns    |
| LVC MOS12_JEDEC, QUIETIO, 8 mA  | 1.50              | 1.62 | 1.75 | 1.88               | 4.23              | 4.37 | 4.57 | 5.22               | 4.23              | 4.37 | 4.57 | 5.22               | ns    |
| LVC MOS12_JEDEC, QUIETIO, 12 mA | 1.50              | 1.62 | 1.75 | 1.88               | 3.99              | 4.13 | 4.33 | 4.94               | 3.99              | 4.13 | 4.33 | 4.94               | ns    |
| LVC MOS12_JEDEC, Slow, 2 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 5.00              | 5.14 | 5.34 | 5.90               | 5.00              | 5.14 | 5.34 | 5.90               | ns    |
| LVC MOS12_JEDEC, Slow, 4 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 2.85              | 2.99 | 3.19 | 3.80               | 2.85              | 2.99 | 3.19 | 3.80               | ns    |
| LVC MOS12_JEDEC, Slow, 6 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 2.76              | 2.90 | 3.10 | 3.72               | 2.76              | 2.90 | 3.10 | 3.72               | ns    |
| LVC MOS12_JEDEC, Slow, 8 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 2.35              | 2.49 | 2.69 | 3.30               | 2.35              | 2.49 | 2.69 | 3.30               | ns    |
| LVC MOS12_JEDEC, Slow, 12 mA    | 1.50              | 1.62 | 1.75 | 1.88               | 2.09              | 2.23 | 2.43 | 3.05               | 2.09              | 2.23 | 2.43 | 3.05               | ns    |
| LVC MOS12_JEDEC, Fast, 2 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 3.46              | 3.60 | 3.80 | 4.42               | 3.46              | 3.60 | 3.80 | 4.42               | ns    |
| LVC MOS12_JEDEC, Fast, 4 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 2.35              | 2.49 | 2.69 | 3.31               | 2.35              | 2.49 | 2.69 | 3.31               | ns    |
| LVC MOS12_JEDEC, Fast, 6 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 1.79              | 1.93 | 2.13 | 2.76               | 1.79              | 1.93 | 2.13 | 2.76               | ns    |
| LVC MOS12_JEDEC, Fast, 8 mA     | 1.50              | 1.62 | 1.75 | 1.88               | 1.69              | 1.83 | 2.03 | 2.65               | 1.69              | 1.83 | 2.03 | 2.65               | ns    |
| LVC MOS12_JEDEC, Fast, 12 mA    | 1.50              | 1.62 | 1.75 | 1.88               | 1.66              | 1.80 | 2.00 | 2.62               | 1.66              | 1.80 | 2.00 | 2.62               | ns    |

**Notes:**

1. The -1L values listed in this table are also applicable to the Spartan-6Q devices.
2. Devices with a -1L speed grade do not support Xilinx PCI IP.

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices<sup>(1)</sup> (Cont'd)

| I/O Standard              | T <sub>IOPI</sub> |      | T <sub>IOOP</sub> |      | T <sub>IOTP</sub> |      | Units |
|---------------------------|-------------------|------|-------------------|------|-------------------|------|-------|
|                           | Speed Grade       |      | Speed Grade       |      | Speed Grade       |      |       |
|                           | -3                | -2   | -3                | -2   | -3                | -2   |       |
| LVC MOS33, Slow, 6 mA     | 1.41              | 1.59 | 2.79              | 2.99 | 2.79              | 2.99 | ns    |
| LVC MOS33, Slow, 8 mA     | 1.41              | 1.59 | 2.79              | 2.99 | 2.79              | 2.99 | ns    |
| LVC MOS33, Slow, 12 mA    | 1.41              | 1.59 | 2.53              | 2.73 | 2.53              | 2.73 | ns    |
| LVC MOS33, Slow, 16 mA    | 1.41              | 1.59 | 2.45              | 2.65 | 2.45              | 2.65 | ns    |
| LVC MOS33, Slow, 24 mA    | 1.41              | 1.59 | 2.42              | 2.62 | 2.42              | 2.62 | ns    |
| LVC MOS33, Fast, 2 mA     | 1.41              | 1.59 | 4.05              | 4.25 | 4.05              | 4.25 | ns    |
| LVC MOS33, Fast, 4 mA     | 1.41              | 1.59 | 2.66              | 2.86 | 2.66              | 2.86 | ns    |
| LVC MOS33, Fast, 6 mA     | 1.41              | 1.59 | 2.46              | 2.66 | 2.46              | 2.66 | ns    |
| LVC MOS33, Fast, 8 mA     | 1.41              | 1.59 | 2.21              | 2.41 | 2.21              | 2.41 | ns    |
| LVC MOS33, Fast, 12 mA    | 1.41              | 1.59 | 1.80              | 2.00 | 1.80              | 2.00 | ns    |
| LVC MOS33, Fast, 16 mA    | 1.41              | 1.59 | 1.80              | 2.00 | 1.80              | 2.00 | ns    |
| LVC MOS33, Fast, 24 mA    | 1.41              | 1.59 | 1.80              | 2.00 | 1.80              | 2.00 | ns    |
| LVC MOS25, QUIETIO, 2 mA  | 0.89              | 1.07 | 5.00              | 5.20 | 5.00              | 5.20 | ns    |
| LVC MOS25, QUIETIO, 4 mA  | 0.89              | 1.07 | 3.85              | 4.05 | 3.85              | 4.05 | ns    |
| LVC MOS25, QUIETIO, 6 mA  | 0.89              | 1.07 | 3.60              | 3.80 | 3.60              | 3.80 | ns    |
| LVC MOS25, QUIETIO, 8 mA  | 0.89              | 1.07 | 3.34              | 3.54 | 3.34              | 3.54 | ns    |
| LVC MOS25, QUIETIO, 12 mA | 0.89              | 1.07 | 2.98              | 3.18 | 2.98              | 3.18 | ns    |
| LVC MOS25, QUIETIO, 16 mA | 0.89              | 1.07 | 2.79              | 2.99 | 2.79              | 2.99 | ns    |
| LVC MOS25, QUIETIO, 24 mA | 0.89              | 1.07 | 2.64              | 2.84 | 2.64              | 2.84 | ns    |
| LVC MOS25, Slow, 2 mA     | 0.89              | 1.07 | 3.96              | 4.16 | 3.96              | 4.16 | ns    |
| LVC MOS25, Slow, 4 mA     | 0.89              | 1.07 | 2.96              | 3.16 | 2.96              | 3.16 | ns    |
| LVC MOS25, Slow, 6 mA     | 0.89              | 1.07 | 2.88              | 3.08 | 2.88              | 3.08 | ns    |
| LVC MOS25, Slow, 8 mA     | 0.89              | 1.07 | 2.63              | 2.83 | 2.63              | 2.83 | ns    |
| LVC MOS25, Slow, 12 mA    | 0.89              | 1.07 | 2.15              | 2.35 | 2.15              | 2.35 | ns    |
| LVC MOS25, Slow, 16 mA    | 0.89              | 1.07 | 2.15              | 2.35 | 2.15              | 2.35 | ns    |
| LVC MOS25, Slow, 24 mA    | 0.89              | 1.07 | 2.15              | 2.35 | 2.15              | 2.35 | ns    |
| LVC MOS25, Fast, 2 mA     | 0.89              | 1.07 | 3.52              | 3.72 | 3.52              | 3.72 | ns    |
| LVC MOS25, Fast, 4 mA     | 0.89              | 1.07 | 2.43              | 2.63 | 2.43              | 2.63 | ns    |
| LVC MOS25, Fast, 6 mA     | 0.89              | 1.07 | 2.23              | 2.43 | 2.23              | 2.43 | ns    |
| LVC MOS25, Fast, 8 mA     | 0.89              | 1.07 | 2.16              | 2.36 | 2.16              | 2.36 | ns    |
| LVC MOS25, Fast, 12 mA    | 0.89              | 1.07 | 1.70              | 1.90 | 1.70              | 1.90 | ns    |
| LVC MOS25, Fast, 16 mA    | 0.89              | 1.07 | 1.70              | 1.90 | 1.70              | 1.90 | ns    |
| LVC MOS25, Fast, 24 mA    | 0.89              | 1.07 | 1.70              | 1.90 | 1.70              | 1.90 | ns    |
| LVC MOS18, QUIETIO, 2 mA  | 1.25              | 1.43 | 6.11              | 6.31 | 6.11              | 6.31 | ns    |
| LVC MOS18, QUIETIO, 4 mA  | 1.25              | 1.43 | 4.88              | 5.08 | 4.88              | 5.08 | ns    |
| LVC MOS18, QUIETIO, 6 mA  | 1.25              | 1.43 | 4.20              | 4.40 | 4.20              | 4.40 | ns    |
| LVC MOS18, QUIETIO, 8 mA  | 1.25              | 1.43 | 3.86              | 4.06 | 3.86              | 4.06 | ns    |
| LVC MOS18, QUIETIO, 12 mA | 1.25              | 1.43 | 3.49              | 3.69 | 3.49              | 3.69 | ns    |

## Input Serializer/Deserializer Switching Characteristics

Table 37: ISERDES2 Switching Characteristics

| Symbol                                                       | Description                                                       | Speed Grade    |                |                |                | Units |
|--------------------------------------------------------------|-------------------------------------------------------------------|----------------|----------------|----------------|----------------|-------|
|                                                              |                                                                   | -3             | -3N            | -2             | -1L            |       |
| Setup/Hold for Control Lines                                 |                                                                   |                |                |                |                |       |
| T <sub>ISCKCK_BITS</sub> LIP/ T <sub>ISCKC_BITS</sub> LIP    | BITS <sub>LIP</sub> pin Setup/Hold with respect to CLKDIV         | 0.16/<br>−0.09 | 0.20/<br>−0.09 | 0.31/<br>−0.09 | 0.34/<br>−0.14 | ns    |
| T <sub>ISCKCK_CE</sub> / T <sub>ISCKC_CE</sub>               | CE pin Setup/Hold with respect to CLK                             | 0.71/<br>−0.47 | 0.71/<br>−0.42 | 0.97/<br>−0.42 | 1.39/<br>−0.71 | ns    |
| Setup/Hold for Data Lines                                    |                                                                   |                |                |                |                |       |
| T <sub>ISDCK_D</sub> /T <sub>ISCKD_D</sub>                   | D pin Setup/Hold with respect to CLK                              | 0.24/<br>−0.15 | 0.25/<br>−0.05 | 0.29/<br>−0.05 | 0.09/<br>−0.05 | ns    |
| T <sub>ISDCK_DDLY</sub> /T <sub>ISCKD_DDLY</sub>             | DDLY pin Setup/Hold with respect to CLK (using IODELAY2)          | −0.25/<br>0.30 | −0.25/<br>0.42 | −0.25/<br>0.56 | −0.54/<br>0.67 | ns    |
| T <sub>ISDCK_D_DDR</sub> /T <sub>ISCKD_D_DDR</sub>           | D pin Setup/Hold with respect to CLK at DDR mode                  | −0.03/<br>0.04 | −0.03/<br>0.16 | −0.03/<br>0.18 | −0.05/<br>0.12 | ns    |
| T <sub>ISDCK_DDLY_DDR</sub> /<br>T <sub>ISCKD_DDLY_DDR</sub> | D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY2) | −0.40/<br>0.48 | −0.40/<br>0.53 | −0.40/<br>0.71 | −0.71/<br>0.86 | ns    |
| Sequential Delays                                            |                                                                   |                |                |                |                |       |
| T <sub>ISCO_Q</sub>                                          | CLKDIV to out at Q pin                                            | 1.30           | 1.44           | 2.02           | 2.22           | ns    |
| F <sub>CLKDIV</sub>                                          | CLKDIV maximum frequency                                          | 270            | 262.5          | 250            | 125            | MHz   |

## Output Serializer/Deserializer Switching Characteristics

Table 38: OSERDES2 Switching Characteristics

| Symbol                                                    | Description                               | Speed Grade    |                |                |                | Units |
|-----------------------------------------------------------|-------------------------------------------|----------------|----------------|----------------|----------------|-------|
|                                                           |                                           | -3             | -3N            | -2             | -1L            |       |
| Setup/Hold                                                |                                           |                |                |                |                |       |
| T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>                | D input Setup/Hold with respect to CLKDIV | −0.03/<br>1.02 | −0.03/<br>1.17 | −0.03/<br>1.27 | −0.02/<br>0.23 | ns    |
| T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup> | T input Setup/Hold with respect to CLK    | −0.05/<br>1.03 | −0.05/<br>1.13 | −0.05/<br>1.23 | −0.05/<br>0.24 | ns    |
| T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>            | OCE input Setup/Hold with respect to CLK  | 0.12/<br>−0.03 | 0.15/<br>−0.03 | 0.24/<br>−0.03 | 0.28/<br>−0.17 | ns    |
| T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>            | TCE input Setup/Hold with respect to CLK  | 0.14/<br>−0.08 | 0.17/<br>−0.08 | 0.27/<br>−0.08 | 0.31/<br>−0.16 | ns    |
| Sequential Delays                                         |                                           |                |                |                |                |       |
| T <sub>OSCKO_OQ</sub>                                     | Clock to out from CLK to OQ               | 0.94           | 1.11           | 1.51           | 1.89           | ns    |
| T <sub>OSCKO_TQ</sub>                                     | Clock to out from CLK to TQ               | 0.94           | 1.11           | 1.51           | 1.91           | ns    |
| F <sub>CLKDIV</sub>                                       | CLKDIV maximum frequency                  | 270            | 262.5          | 250            | 125            | MHz   |

**Notes:**

1.  $T_{OSDCK\_T2} / T_{OSCKD\_T2}$  (T input setup/hold with respect to CLKDIV) are reported as  $T_{OSDCK\_T} / T_{OSCKD\_T}$  in TRACE report.

## DSP48A1 Switching Characteristics

Table 44: DSP48A1 Switching Characteristics

| Symbol                                                                         | Description                                               | Pre-adder | Multiplier | Post-adder | Speed Grade    |                |                |                 | Units |
|--------------------------------------------------------------------------------|-----------------------------------------------------------|-----------|------------|------------|----------------|----------------|----------------|-----------------|-------|
|                                                                                |                                                           |           |            |            | -3             | -3N            | -2             | -1L             |       |
| Setup and Hold Times of Data/Control Pins to the Input Register Clock          |                                                           |           |            |            |                |                |                |                 |       |
| T <sub>DSPDCK_A_A1REG</sub> /<br>T <sub>DSPCKD_A_A1REG</sub>                   | A input to A1 register CLK                                | N/A       | N/A        | N/A        | 0.15/<br>0.09  | 0.17/<br>0.09  | 0.17/<br>0.09  | 0.32/<br>0.09   | ns    |
| T <sub>DSPDCK_D_B1REG</sub> /<br>T <sub>DSPCKD_D_B1REG</sub>                   | D input to B1 register CLK                                | Yes       | N/A        | N/A        | 1.90/<br>−0.07 | 1.95/<br>−0.07 | 1.95/<br>−0.07 | 2.82/<br>−0.07  | ns    |
| T <sub>DSPDCK_C_CREG</sub> /<br>T <sub>DSPCKD_C_CREG</sub>                     | C input to C register CLK for XC devices                  | N/A       | N/A        | N/A        | 0.11/<br>0.15  | 0.13/<br>0.15  | 0.13/<br>0.15  | 0.24/<br>0.09   | ns    |
|                                                                                | C input to C register CLK for XA and XQ devices           |           |            |            | 0.11/<br>0.19  | N/A            | 0.13/<br>0.23  | 0.24/<br>0.09   |       |
| T <sub>DSPDCK_D_DREG</sub> /<br>T <sub>DSPCKD_D_DREG</sub>                     | D input to D register CLK for XC devices                  | N/A       | N/A        | N/A        | 0.09/<br>0.15  | 0.10/<br>0.15  | 0.10/<br>0.15  | 0.19/<br>0.12   | ns    |
|                                                                                | D input to D register CLK for XA and XQ devices           |           |            |            | 0.09/<br>0.23  | N/A            | 0.10/<br>0.27  | 0.19/<br>0.12   |       |
| T <sub>DSPDCK_OPMODE_B1REG</sub> /<br>T <sub>DSPCKD_OPMODE_B1REG</sub>         | OPMODE input to B1 register CLK                           | Yes       | N/A        | N/A        | 1.97/<br>0.01  | 2.00/<br>0.01  | 2.00/<br>0.01  | 2.85/<br>0.01   | ns    |
| T <sub>DSPDCK_OPMODE_OPMODEREG</sub> /<br>T <sub>DSPCKD_OPMODE_OPMODEREG</sub> | OPMODE input to OPMODE register CLK for XC devices        | N/A       | N/A        | N/A        | 0.18/<br>0.12  | 0.21/<br>0.12  | 0.21/<br>0.12  | 0.40/<br>0.12   | ns    |
|                                                                                | OPMODE input to OPMODE register CLK for XA and XQ devices |           |            |            | 0.18/<br>0.16  | N/A            | 0.21/<br>0.22  | 0.40/<br>0.12   |       |
| Setup and Hold Times of Data Pins to the Pipeline Register Clock               |                                                           |           |            |            |                |                |                |                 |       |
| T <sub>DSPDCK_A_MREG</sub> /<br>T <sub>DSPCKD_A_MREG</sub>                     | A input to M register CLK                                 | N/A       | Yes        | N/A        | 3.06/<br>−0.40 | 3.51/<br>−0.40 | 3.51/<br>−0.40 | 3.97/<br>−0.40  | ns    |
| T <sub>DSPDCK_B_MREG</sub> /<br>T <sub>DSPCKD_B_MREG</sub>                     | B input to M register CLK                                 | Yes       | Yes        | N/A        | 3.96/<br>−0.68 | 4.58/<br>−0.68 | 4.58/<br>−0.68 | 7.00/<br>−0.68  | ns    |
| T <sub>DSPDCK_D_MREG</sub> /<br>T <sub>DSPCKD_D_MREG</sub>                     | D input to M register CLK                                 | Yes       | Yes        | N/A        | 4.23/<br>−0.56 | 4.80/<br>−0.56 | 4.80/<br>−0.56 | 6.84/<br>−0.56  | ns    |
| T <sub>DSPDCK_OPMODE_MREG</sub> /<br>T <sub>DSPCKD_OPMODE_MREG</sub>           | OPMODE to M register CLK                                  | Yes       | Yes        | N/A        | 4.18/<br>−0.48 | 4.80/<br>−0.48 | 4.80/<br>−0.48 | 6.88/<br>−0.48  | ns    |
|                                                                                |                                                           | No        | Yes        | N/A        | 2.37/<br>−0.48 | 2.70/<br>−0.48 | 2.70/<br>−0.48 | 4.28/<br>−0.48  | ns    |
| Setup and Hold Times of Data/Control Pins to the Output Register Clock         |                                                           |           |            |            |                |                |                |                 |       |
| T <sub>DSPDCK_A_PREG</sub> /<br>T <sub>DSPCKD_A_PREG</sub>                     | A input to P register CLK                                 | N/A       | Yes        | Yes        | 4.32/<br>−0.76 | 5.06/<br>−0.76 | 5.06/<br>−0.76 | 7.52/<br>−0.76  | ns    |
| T <sub>DSPDCK_B_PREG</sub> /<br>T <sub>DSPCKD_B_PREG</sub>                     | B input to P register CLK                                 | Yes       | Yes        | Yes        | 5.87/<br>−0.59 | 6.87/<br>−0.59 | 6.87/<br>−0.59 | 10.55/<br>−0.59 | ns    |
|                                                                                |                                                           | No        | Yes        | Yes        | 4.14/<br>−0.93 | 4.68/<br>−0.93 | 4.68/<br>−0.93 | 8.12/<br>−0.93  | ns    |
| T <sub>DSPDCK_C_PREG</sub> /<br>T <sub>DSPCKD_C_PREG</sub>                     | C input to P register CLK                                 | N/A       | N/A        | Yes        | 2.20/<br>−0.23 | 2.25/<br>−0.23 | 2.25/<br>−0.23 | 3.27/<br>−0.23  | ns    |
| T <sub>DSPDCK_D_PREG</sub> /<br>T <sub>DSPCKD_D_PREG</sub>                     | D input to P register CLK                                 | Yes       | Yes        | Yes        | 5.90/<br>−0.92 | 6.91/<br>−0.92 | 6.91/<br>−0.92 | 10.39/<br>−0.92 | ns    |

Table 45: Device DNA Interface Port Switching Characteristics

| Symbol                              | Description                                            | Speed Grade |     |    |     | Units    |
|-------------------------------------|--------------------------------------------------------|-------------|-----|----|-----|----------|
|                                     |                                                        | -3          | -3N | -2 | -1L |          |
| T <sub>DNASSU</sub>                 | Setup time on SHIFT before the rising edge of CLK      | 7           |     |    |     | ns, Min  |
| T <sub>DNASH</sub>                  | Hold time on SHIFT after the rising edge of CLK        | 1           |     |    |     | ns, Min  |
| T <sub>DNADSU</sub>                 | Setup time on DIN before the rising edge of CLK        | 7           |     |    |     | ns, Min  |
| T <sub>DNADH</sub>                  | Hold time on DIN after the rising edge of CLK          | 1           |     |    |     | ns, Min  |
| T <sub>DNARSU</sub>                 | Setup time on READ before the rising edge of CLK       | 7           |     |    |     | ns, Min  |
|                                     |                                                        | 1,000       |     |    |     | ns, Max  |
| T <sub>DNARH</sub>                  | Hold time on READ after the rising edge of CLK         | 1           |     |    |     | ns, Min  |
| T <sub>DNADCKO</sub>                | Clock-to-output delay on DOUT after rising edge of CLK | 0.5         |     |    |     | ns, Min  |
|                                     |                                                        | 6           |     |    |     | ns, Max  |
| T <sub>DNACKLF</sub> <sup>(2)</sup> | CLK frequency                                          | 2           |     |    |     | MHz, Max |
| T <sub>DNACKL</sub>                 | CLK Low time                                           | 50          |     |    |     | ns, Min  |
| T <sub>DNACKH</sub>                 | CLK High time                                          | 50          |     |    |     | ns, Min  |

**Notes:**

1. The minimum READ pulse width is 8 ns, the maximum READ pulse width is 1  $\mu$ s.
2. Also applies to TCK when reading DNA through the boundary-scan port.

Table 46: Suspend Mode Switching Characteristics

| Symbol                         | Description                                                                                                                                                          | Min | Max  | Units   |
|--------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|------|---------|
| <b>Entering Suspend Mode</b>   |                                                                                                                                                                      |     |      |         |
| T <sub>SUSPENDHIGH_AWAKE</sub> | Rising edge of SUSPEND pin to falling edge of AWAKE pin without glitch filter                                                                                        | 2.5 | 14   | ns      |
| T <sub>SUSPENDFILTER</sub>     | Adjustment to SUSPEND pin rising edge parameters when glitch filter enabled                                                                                          | 31  | 430  | ns      |
| T <sub>SUSPEND_GWE</sub>       | Rising edge of SUSPEND pin until FPGA output pins drive their defined SUSPEND constraint behavior (without glitch filter)                                            | –   | 15   | ns      |
| T <sub>SUSPEND_GTS</sub>       | Rising edge of SUSPEND pin to write-protect lock on all writable clocked elements (without glitch filter)                                                            | –   | 15   | ns      |
| T <sub>SUSPEND_DISABLE</sub>   | Rising edge of the SUSPEND pin to FPGA input pins and interconnect disabled (without glitch filter)                                                                  | –   | 1500 | ns      |
| <b>Exiting Suspend Mode</b>    |                                                                                                                                                                      |     |      |         |
| T <sub>SUSPENDLOW_AWAKE</sub>  | Falling edge of the SUSPEND pin to rising edge of the AWAKE pin. Does not include DCM or PLL lock time.                                                              | 7   | 75   | $\mu$ s |
| T <sub>SUSPEND_ENABLE</sub>    | Falling edge of the SUSPEND pin to FPGA input pins and interconnect re-enabled                                                                                       | 7   | 41   | $\mu$ s |
| T <sub>AWAKE_GWE1</sub>        | Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <b>sw_clk:InternalClock</b> and <b>sw_gwe_cycle:1</b> .       | –   | 80   | ns      |
| T <sub>AWAKE_GWE512</sub>      | Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <b>sw_clk:InternalClock</b> and <b>sw_gwe_cycle:512</b> .     | –   | 20.5 | $\mu$ s |
| T <sub>AWAKE_GTS1</sub>        | Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <b>sw_clk:InternalClock</b> and <b>sw_gts_cycle:1</b> .   | –   | 80   | ns      |
| T <sub>AWAKE_GTS512</sub>      | Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <b>sw_clk:InternalClock</b> and <b>sw_gts_cycle:512</b> . | –   | 20.5 | $\mu$ s |
| T <sub>SCP_AWAKE</sub>         | Rising edge of SCP pins to rising edge of AWAKE pin                                                                                                                  | 7   | 75   | $\mu$ s |

Table 56: Switching Characteristics for the Digital Frequency Synthesizer (DFS) for DCM\_SP<sup>(1)</sup>

| Symbol                                | Description                                                                                                                                                                                                                                                     | Speed Grade                           |      |     |      |     |      |     |      | Units |
|---------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|------|-----|------|-----|------|-----|------|-------|
|                                       |                                                                                                                                                                                                                                                                 | -3                                    |      | -3N |      | -2  |      | -1L |      |       |
|                                       |                                                                                                                                                                                                                                                                 | Min                                   | Max  | Min | Max  | Min | Max  | Min | Max  |       |
| Output Frequency Ranges               |                                                                                                                                                                                                                                                                 |                                       |      |     |      |     |      |     |      |       |
| CLKOUT_FREQ_FX                        | Frequency for the CLKFX and CLKFX180 outputs                                                                                                                                                                                                                    | 5                                     | 375  | 5   | 375  | 5   | 333  | 5   | 200  | MHz   |
| Output Clock Jitter <sup>(2)(3)</sup> |                                                                                                                                                                                                                                                                 |                                       |      |     |      |     |      |     |      |       |
| CLKOUT_PER_JITT_FX                    | Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN < 20 MHz                                                                                                                                                                                            | Use the Clocking Wizard               |      |     |      |     |      |     |      | ps    |
|                                       | Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN > 20 MHz                                                                                                                                                                                            | Typical = ±(1% of CLKFX period + 100) |      |     |      |     |      |     |      | ps    |
| Duty Cycle <sup>(4)(5)</sup>          |                                                                                                                                                                                                                                                                 |                                       |      |     |      |     |      |     |      |       |
| CLKOUT_DUTY_CYCLE_FX                  | Duty cycle precision for the CLKFX and CLKFX180 outputs including the BUFGMUX and clock tree duty-cycle distortion                                                                                                                                              | Maximum = ±(1% of CLKFX period + 350) |      |     |      |     |      |     |      | ps    |
| Phase Alignment <sup>(5)</sup>        |                                                                                                                                                                                                                                                                 |                                       |      |     |      |     |      |     |      |       |
| CLKOUT_PHASE_FX                       | Phase offset between the DFS CLKFX output and the DLL CLK0 output when both the DFS and DLL are used                                                                                                                                                            | –                                     | ±200 | –   | ±200 | –   | ±200 | –   | ±250 | ps    |
| CLKOUT_PHASE_FX180                    | Phase offset between the DFS CLKFX180 output and the DLL CLK0 output when both the DFS and DLL are used                                                                                                                                                         | Maximum = ±(1% of CLKFX period + 200) |      |     |      |     |      |     |      | ps    |
| LOCKED Time                           |                                                                                                                                                                                                                                                                 |                                       |      |     |      |     |      |     |      |       |
| LOCK_FX <sup>(2)</sup>                | When FCLKIN < 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time. | –                                     | 5    | –   | 5    | –   | 5    | –   | 5    | ms    |
|                                       | When FCLKIN > 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time. | –                                     | 0.45 | –   | 0.45 | –   | 0.45 | –   | 0.60 | ms    |

**Notes:**

- The values in this table are based on the operating conditions described in Table 2 and Table 55.
- For optimal jitter tolerance and a faster LOCK time, use the CLKIN\_PERIOD attribute.
- Output jitter is characterized with no input jitter. Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply, and PCB design. The actual maximum output jitter depends on the system application.
- The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%.
- Some duty cycle and alignment specifications include a percentage of the CLKFX output period. For example, this data sheet specifies a maximum CLKFX jitter of  $\pm(1\%$  of CLKFX period + 200 ps). Assuming that the CLKFX output frequency is 100 MHz, the equivalent CLKFX period is 10 ns, and 1% of 10 ns is 0.1 ns or 100 ps. Accordingly, the maximum jitter is  $\pm(100 \text{ ps} + 200 \text{ ps}) = \pm 300 \text{ ps}$ .

Table 59: Switching Characteristics for the Phase-Shift Clock in Variable Phase Mode<sup>(1)</sup>

| Symbol                      | Description                                                                                                                                                                                                               | Amount of Phase Shift                                           | Units |
|-----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------|-------|
| <b>Phase Shifting Range</b> |                                                                                                                                                                                                                           |                                                                 |       |
| MAX_STEPS <sup>(2)</sup>    | When CLKIN < 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period. | $\pm(\text{INTEGER}(10 \times (\text{TCLKIN} - 3 \text{ ns})))$ | steps |
|                             | When CLKIN ≥ 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period. | $\pm(\text{INTEGER}(15 \times (\text{TCLKIN} - 3 \text{ ns})))$ | steps |
| FINE_SHIFT_RANGE_MIN        | Minimum guaranteed delay for variable phase shifting.                                                                                                                                                                     | $\pm(\text{MAX\_STEPS} \times \text{DCM\_DELAY\_STEP\_MIN})$    | ps    |
| FINE_SHIFT_RANGE_MAX        | Maximum guaranteed delay for variable phase shifting                                                                                                                                                                      | $\pm(\text{MAX\_STEPS} \times \text{DCM\_DELAY\_STEP\_MAX})$    | ps    |

**Notes:**

- The values in this table are based on the operating conditions described in Table 53 and Table 58.
- The maximum variable phase shift range, MAX\_STEPS, is only valid when the DCM has no initial fixed-phase shifting, that is, the PHASE\_SHIFT attribute is set to 0.
- The DCM\_DELAY\_STEP values are provided at the end of Table 54.

Table 60: Miscellaneous DCM Timing Parameters<sup>(1)</sup>

| Symbol         | Description                           | Min | Max | Units        |
|----------------|---------------------------------------|-----|-----|--------------|
| DCM_RST_PW_MIN | Minimum duration of a RST pulse width | 3   | –   | CLKIN cycles |

**Notes:**

- This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFXDV, CLKFX180) are unaffected.

Table 61: Frequency Synthesis

| Attribute                   | Min | Max |
|-----------------------------|-----|-----|
| CLKFX_MULTIPLY (DCM_SP)     | 2   | 32  |
| CLKFX_DIVIDE (DCM_SP)       | 1   | 32  |
| CLKDV_DIVIDE (DCM_SP)       | 1.5 | 16  |
| CLKFX_MULTIPLY (DCM_CLKGEN) | 2   | 256 |
| CLKFX_DIVIDE (DCM_CLKGEN)   | 1   | 256 |
| CLKFXDV_DIVIDE (DCM_CLKGEN) | 2   | 32  |

Table 62: DCM Switching Characteristics

| Symbol                                                  | Description            | Speed Grade   |               |               |               | Units |
|---------------------------------------------------------|------------------------|---------------|---------------|---------------|---------------|-------|
|                                                         |                        | -3            | -3N           | -2            | -1L           |       |
| T <sub>DMCK_PSEN</sub> /T <sub>DMCKC_PSEN</sub>         | PSEN Setup/Hold        | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | ns    |
| T <sub>DMCK_PSINCDEC</sub> /T <sub>DMCKC_PSINCDEC</sub> | PSINCDEC Setup/Hold    | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | 1.50/<br>0.00 | ns    |
| T <sub>DMCKO_PSDONE</sub>                               | Clock to out of PSDONE | 1.50          | 1.50          | 1.50          | 1.50          | ns    |

Table 67: Global Clock Input to Output Delay With PLL in Source-Synchronous Mode

| Symbol                                                                                                                                | Description                            | Device     | Speed Grade |      |      |      | Units |
|---------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------|------------|-------------|------|------|------|-------|
|                                                                                                                                       |                                        |            | -3          | -3N  | -2   | -1L  |       |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> PLL in Source-Synchronous Mode. |                                        |            |             |      |      |      |       |
| T <sub>ICKOFFLL_0</sub>                                                                                                               | Global Clock and OUTFF <i>with</i> PLL | XC6SLX4    | 5.49        | N/A  | 7.44 | 8.55 | ns    |
|                                                                                                                                       |                                        | XC6SLX9    | 5.49        | 6.29 | 7.44 | 8.55 | ns    |
|                                                                                                                                       |                                        | XC6SLX16   | 5.23        | 5.77 | 6.79 | 8.21 | ns    |
|                                                                                                                                       |                                        | XC6SLX25   | 5.00        | 5.35 | 6.10 | 8.54 | ns    |
|                                                                                                                                       |                                        | XC6SLX25T  | 5.00        | 5.35 | 6.10 | N/A  | ns    |
|                                                                                                                                       |                                        | XC6SLX45   | 5.59        | 6.03 | 7.02 | 8.39 | ns    |
|                                                                                                                                       |                                        | XC6SLX45T  | 5.59        | 6.03 | 7.02 | N/A  | ns    |
|                                                                                                                                       |                                        | XC6SLX75   | 4.96        | 5.41 | 6.22 | 8.32 | ns    |
|                                                                                                                                       |                                        | XC6SLX75T  | 4.96        | 5.41 | 6.22 | N/A  | ns    |
|                                                                                                                                       |                                        | XC6SLX100  | 4.97        | 5.42 | 6.21 | 9.08 | ns    |
|                                                                                                                                       |                                        | XC6SLX100T | 5.01        | 5.42 | 6.21 | N/A  | ns    |
|                                                                                                                                       |                                        | XC6SLX150  | 4.59        | 5.06 | 5.86 | 8.13 | ns    |
|                                                                                                                                       |                                        | XC6SLX150T | 4.59        | 5.06 | 5.86 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX4    | 5.79        | N/A  | 7.32 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX9    | 5.79        | N/A  | 7.32 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX16   | 5.56        | N/A  | 6.66 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX25   | 5.40        | N/A  | 5.97 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX25T  | 5.40        | N/A  | 6.07 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX45   | 5.89        | N/A  | 6.90 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX45T  | 5.89        | N/A  | 6.90 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX75   | 5.27        | N/A  | 6.12 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX75T  | 5.27        | N/A  | 6.12 | N/A  | ns    |
|                                                                                                                                       |                                        | XA6SLX100  | N/A         | N/A  | 6.80 | N/A  | ns    |
|                                                                                                                                       |                                        | XQ6SLX75   | N/A         | N/A  | 6.12 | 8.32 | ns    |
|                                                                                                                                       |                                        | XQ6SLX75T  | 5.27        | N/A  | 6.12 | N/A  | ns    |
|                                                                                                                                       |                                        | XQ6SLX150  | N/A         | N/A  | 5.88 | 8.13 | ns    |
|                                                                                                                                       |                                        | XQ6SLX150T | 5.21        | N/A  | 5.88 | N/A  | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is included in the timing calculation.

Table 75: Global Clock Setup and Hold With PLL in Source-Synchronous Mode

| Symbol                                                                                     | Description                                                             | Device     | Speed Grade |           |           |           | Units |
|--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------|------------|-------------|-----------|-----------|-----------|-------|
|                                                                                            |                                                                         |            | -3          | -3N       | -2        | -1L       |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVC MOS25 Standard.(1) |                                                                         |            |             |           |           |           |       |
| T <sub>PSPLL0</sub> / T <sub>PHPLL0</sub>                                                  | No Delay Global Clock and IFF(2)<br>with PLL in Source-Synchronous Mode | XC6SLX4    | 0.47/1.08   | N/A       | 0.47/1.60 | 1.15/1.68 | ns    |
|                                                                                            |                                                                         | XC6SLX9    | 0.47/1.08   | 0.47/1.35 | 0.47/1.60 | 1.15/1.68 | ns    |
|                                                                                            |                                                                         | XC6SLX16   | 0.37/0.75   | 0.37/0.82 | 0.51/0.94 | 0.57/1.31 | ns    |
|                                                                                            |                                                                         | XC6SLX25   | 0.69/1.06   | 0.69/1.06 | 0.69/1.06 | 1.86/1.67 | ns    |
|                                                                                            |                                                                         | XC6SLX25T  | 0.69/1.06   | 0.69/1.06 | 0.69/1.06 | N/A       | ns    |
|                                                                                            |                                                                         | XC6SLX45   | 0.57/1.05   | 0.65/1.10 | 0.65/1.18 | 1.02/1.65 | ns    |
|                                                                                            |                                                                         | XC6SLX45T  | 0.57/1.06   | 0.65/1.10 | 0.65/1.18 | N/A       | ns    |
|                                                                                            |                                                                         | XC6SLX75   | 0.86/1.04   | 0.87/1.04 | 0.90/1.04 | 1.34/1.55 | ns    |
|                                                                                            |                                                                         | XC6SLX75T  | 0.86/1.04   | 0.87/1.04 | 0.90/1.04 | N/A       | ns    |
|                                                                                            |                                                                         | XC6SLX100  | 0.53/1.13   | 0.54/1.13 | 0.55/1.13 | 0.89/2.39 | ns    |
|                                                                                            |                                                                         | XC6SLX100T | 0.53/1.13   | 0.54/1.13 | 0.55/1.13 | N/A       | ns    |
|                                                                                            |                                                                         | XC6SLX150  | 0.50/1.31   | 0.51/1.31 | 0.52/1.31 | 1.02/1.72 | ns    |
|                                                                                            |                                                                         | XC6SLX150T | 0.50/1.31   | 0.51/1.31 | 0.52/1.31 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX4    | 0.71/0.93   | N/A       | 0.62/1.47 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX9    | 0.71/0.93   | N/A       | 0.62/1.47 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX16   | 0.92/0.69   | N/A       | 0.63/0.82 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX25   | 0.99/0.94   | N/A       | 0.96/0.94 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX25T  | 0.99/0.94   | N/A       | 1.04/0.94 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX45   | 0.63/1.02   | N/A       | 0.72/1.05 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX45T  | 0.63/1.02   | N/A       | 0.72/1.05 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX75   | 0.88/0.89   | N/A       | 1.02/0.89 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX75T  | 0.88/0.89   | N/A       | 1.02/0.89 | N/A       | ns    |
|                                                                                            |                                                                         | XA6SLX100  | N/A         | N/A       | 1.25/0.96 | N/A       | ns    |
|                                                                                            |                                                                         | XQ6SLX75   | N/A         | N/A       | 1.02/0.89 | 1.34/1.55 | ns    |
|                                                                                            |                                                                         | XQ6SLX75T  | 0.88/0.89   | N/A       | 1.02/0.89 | N/A       | ns    |
|                                                                                            |                                                                         | XQ6SLX150  | N/A         | N/A       | 0.63/1.19 | 1.02/1.72 | ns    |
|                                                                                            |                                                                         | XQ6SLX150T | 0.60/1.19   | N/A       | 0.63/1.19 | N/A       | ns    |

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

## Source-Synchronous Switching Characteristics

The parameters in this section provide the necessary values for calculating timing budgets for Spartan-6 FPGA source-synchronous transmitter and receiver data-valid windows.

Table 78: Duty Cycle Distortion and Clock-Tree Skew

| Symbol                             | Description                                            | Device <sup>(1)</sup>    | Speed Grade |      |      |      | Units |
|------------------------------------|--------------------------------------------------------|--------------------------|-------------|------|------|------|-------|
|                                    |                                                        |                          | -3          | -3N  | -2   | -1L  |       |
| T <sub>D<sub>CD</sub>_CLK</sub>    | Global Clock Tree Duty Cycle Distortion <sup>(2)</sup> | LX4                      | 0.20        | N/A  | 0.20 | 0.35 | ns    |
|                                    |                                                        | LX9                      | 0.20        | 0.20 | 0.20 | 0.35 | ns    |
|                                    |                                                        | LX16                     | 0.20        | 0.20 | 0.20 | 0.35 | ns    |
|                                    |                                                        | LX25                     | 0.20        | 0.20 | 0.20 | 0.35 | ns    |
|                                    |                                                        | LX25T                    | 0.20        | 0.20 | 0.20 | N/A  | ns    |
|                                    |                                                        | LX45                     | 0.20        | 0.20 | 0.20 | 0.35 | ns    |
|                                    |                                                        | LX45T                    | 0.20        | 0.20 | 0.20 | N/A  | ns    |
|                                    |                                                        | LX75                     | 0.20        | 0.20 | 0.20 | 0.35 | ns    |
|                                    |                                                        | LX75T                    | 0.20        | 0.20 | 0.20 | N/A  | ns    |
|                                    |                                                        | LX100                    | 0.20        | 0.20 | 0.20 | 0.35 | ns    |
|                                    |                                                        | LX100T                   | 0.20        | 0.20 | 0.20 | N/A  | ns    |
|                                    |                                                        | LX150                    | 0.35        | 0.35 | 0.35 | 0.35 | ns    |
|                                    |                                                        | LX150T                   | 0.35        | 0.35 | 0.35 | N/A  | ns    |
| T <sub>CKSKEW</sub>                | Global Clock Tree Skew <sup>(3)</sup>                  | LX4                      | 0.25        | N/A  | 0.25 | 0.29 | ns    |
|                                    |                                                        | LX9                      | 0.25        | 0.25 | 0.25 | 0.29 | ns    |
|                                    |                                                        | LX16                     | 0.15        | 0.15 | 0.15 | 0.22 | ns    |
|                                    |                                                        | LX25                     | 0.26        | 0.26 | 0.26 | 0.41 | ns    |
|                                    |                                                        | LX25T                    | 0.26        | 0.26 | 0.26 | N/A  | ns    |
|                                    |                                                        | LX45                     | 0.20        | 0.20 | 0.20 | 0.28 | ns    |
|                                    |                                                        | LX45T                    | 0.20        | 0.20 | 0.20 | N/A  | ns    |
|                                    |                                                        | LX75                     | 0.56        | 0.56 | 0.56 | 0.50 | ns    |
|                                    |                                                        | LX75T                    | 0.56        | 0.56 | 0.56 | N/A  | ns    |
|                                    |                                                        | XC6SLX100 <sup>(4)</sup> | 0.22        | 0.22 | 0.22 | 0.21 | ns    |
|                                    |                                                        | XA6SLX100 <sup>(4)</sup> | N/A         | N/A  | 0.43 | N/A  | ns    |
|                                    |                                                        | LX100T                   | 0.22        | 0.22 | 0.22 | N/A  | ns    |
|                                    |                                                        | LX150                    | 0.48        | 0.48 | 0.48 | 0.35 | ns    |
|                                    |                                                        | LX150T                   | 0.48        | 0.48 | 0.48 | N/A  | ns    |
| T <sub>D<sub>CD</sub>_BUFI02</sub> | I/O clock tree duty cycle distortion                   | LX devices               | 0.25        | 0.25 | 0.25 | 0.50 | ns    |
|                                    |                                                        | LXT devices              | 0.25        | 0.25 | 0.25 | N/A  | ns    |

Table 78: Duty Cycle Distortion and Clock-Tree Skew (Cont'd)

| Symbol                 | Description                                 | Device <sup>(1)</sup> | Speed Grade |      |      |      | Units |
|------------------------|---------------------------------------------|-----------------------|-------------|------|------|------|-------|
|                        |                                             |                       | -3          | -3N  | -2   | -1L  |       |
| T <sub>BUFIOSKEW</sub> | I/O clock tree skew across one clock region | LX4                   | 0.06        | N/A  | 0.06 | 0.07 | ns    |
|                        |                                             | LX9                   | 0.06        | 0.06 | 0.06 | 0.07 | ns    |
|                        |                                             | LX16                  | 0.06        | 0.06 | 0.06 | 0.07 | ns    |
|                        |                                             | LX25                  | 0.06        | 0.06 | 0.06 | 0.07 | ns    |
|                        |                                             | LX25T                 | 0.06        | 0.06 | 0.06 | N/A  | ns    |
|                        |                                             | LX45                  | 0.06        | 0.06 | 0.06 | 0.07 | ns    |
|                        |                                             | LX45T                 | 0.06        | 0.06 | 0.06 | N/A  | ns    |
|                        |                                             | LX75                  | 0.06        | 0.06 | 0.06 | 0.07 | ns    |
|                        |                                             | LX75T                 | 0.06        | 0.06 | 0.06 | N/A  | ns    |
|                        |                                             | LX100                 | 0.06        | 0.06 | 0.06 | 0.07 | ns    |
|                        |                                             | LX100T                | 0.06        | 0.06 | 0.06 | N/A  | ns    |
|                        |                                             | LX150                 | 0.06        | 0.06 | 0.06 | 0.07 | ns    |
|                        |                                             | LX150T                | 0.06        | 0.06 | 0.06 | N/A  | ns    |

**Notes:**

- LXT devices are not available with a -1L speed grade. The LX4 is not available in -3N speed grade.
- These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases where other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The T<sub>CKSKEW</sub> value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA Editor and Timing Analyzer tools to evaluate clock skew specific to your application.
- The T<sub>CKSKEW</sub> is 0.43 ns for the XA6SLX100 device using a -2 speed grade and 0.22 ns for the XC6SLX100 devices using the -2 speed grade.

Table 79: Package Skew

| Symbol               | Description                 | Device | Package <sup>(2)</sup> | Value | Units |
|----------------------|-----------------------------|--------|------------------------|-------|-------|
| T <sub>PKGSKEW</sub> | Package Skew <sup>(1)</sup> | LX4    | TQG144                 | N/A   | ps    |
|                      |                             |        | CPG196                 | 23    | ps    |
|                      |                             |        | CSG225                 | 58    | ps    |
|                      |                             | LX9    | TQG144                 | N/A   | ps    |
|                      |                             |        | CPG196                 | 23    | ps    |
|                      |                             |        | CSG225                 | 58    | ps    |
|                      |                             |        | FT(G)256               | 88    | ps    |
|                      |                             |        | CSG324                 | 64    | ps    |
|                      |                             | LX16   | CPG196                 | 19    | ps    |
|                      |                             |        | CSG225                 | 70    | ps    |
|                      |                             |        | FT(G)256               | 71    | ps    |
|                      |                             |        | CSG324                 | 54    | ps    |
|                      |                             | LX25   | FT(G)256               | 90    | ps    |
|                      |                             |        | CSG324                 | 61    | ps    |
|                      |                             |        | FG(G)484               | 84    | ps    |
|                      |                             | LX25T  | CSG324                 | 48    | ps    |
|                      |                             |        | FG(G)484               | 112   | ps    |

Table 81: Source-Synchronous Pin-to-Pin Setup/Hold and Clock-to-Out Using BUFIO2

| Symbol                                                                               | Description                       | Device     | Speed Grade |           |           |            | Units |
|--------------------------------------------------------------------------------------|-----------------------------------|------------|-------------|-----------|-----------|------------|-------|
|                                                                                      |                                   |            | -3          | -3N       | -2        | -1L        |       |
| Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO2 |                                   |            |             |           |           |            |       |
| T <sub>PSCS</sub> /T <sub>PHCS</sub>                                                 | IFF setup/hold using BUFIO2 clock | XC6SLX4    | 0.57/0.94   | N/A       | 0.95/1.12 | 0.27/1.56  | ns    |
|                                                                                      |                                   | XC6SLX9    | 0.40/0.95   | 0.50/0.96 | 0.60/1.12 | 0.27/1.56  | ns    |
|                                                                                      |                                   | XC6SLX16   | 0.48/0.74   | 0.55/0.75 | 0.69/0.83 | 1.27/1.31  | ns    |
|                                                                                      |                                   | XC6SLX25   | 0.28/1.02   | 0.28/1.12 | 0.28/1.24 | 0.15/1.78  | ns    |
|                                                                                      |                                   | XC6SLX25T  | 0.28/1.02   | 0.28/1.12 | 0.28/1.24 | N/A        | ns    |
|                                                                                      |                                   | XC6SLX45   | 0.42/1.19   | 0.44/1.29 | 0.50/1.40 | 0.12/1.83  | ns    |
|                                                                                      |                                   | XC6SLX45T  | 0.42/1.19   | 0.44/1.29 | 0.50/1.40 | N/A        | ns    |
|                                                                                      |                                   | XC6SLX75   | 0.38/1.48   | 0.38/1.63 | 0.38/1.84 | 0.05/2.78  | ns    |
|                                                                                      |                                   | XC6SLX75T  | 0.38/1.48   | 0.38/1.63 | 0.38/1.84 | N/A        | ns    |
|                                                                                      |                                   | XC6SLX100  | 0.06/1.48   | 0.06/1.63 | 0.06/1.87 | −0.03/2.72 | ns    |
|                                                                                      |                                   | XC6SLX100T | 0.06/1.48   | 0.06/1.63 | 0.06/1.87 | N/A        | ns    |
|                                                                                      |                                   | XC6SLX150  | 0.04/1.73   | 0.04/1.75 | 0.04/1.98 | −0.08/3.07 | ns    |
|                                                                                      |                                   | XC6SLX150T | 0.04/1.73   | 0.04/1.75 | 0.04/1.98 | N/A        | ns    |
|                                                                                      |                                   | XA6SLX4    | 0.64/0.96   | N/A       | 0.97/1.12 | N/A        | ns    |
|                                                                                      |                                   | XA6SLX9    | 0.44/0.99   | N/A       | 0.62/1.16 | N/A        | ns    |
|                                                                                      |                                   | XA6SLX16   | 0.50/0.78   | N/A       | 0.69/0.83 | N/A        | ns    |
|                                                                                      |                                   | XA6SLX25   | 0.28/1.04   | N/A       | 0.28/1.25 | N/A        | ns    |
|                                                                                      |                                   | XA6SLX25T  | 0.28/1.04   | N/A       | 0.28/1.25 | N/A        | ns    |
|                                                                                      |                                   | XA6SLX45   | 0.43/1.21   | N/A       | 0.50/1.40 | N/A        | ns    |
|                                                                                      |                                   | XA6SLX45T  | 0.43/1.21   | N/A       | 0.50/1.40 | N/A        | ns    |
|                                                                                      |                                   | XA6SLX75   | 0.38/1.49   | N/A       | 0.38/1.84 | N/A        | ns    |
|                                                                                      |                                   | XA6SLX75T  | 0.38/1.49   | N/A       | 0.38/1.84 | N/A        | ns    |
|                                                                                      |                                   | XA6SLX100  | N/A         | N/A       | 1.01/1.63 | N/A        | ns    |
|                                                                                      |                                   | XQ6SLX75   | N/A         | N/A       | 0.38/1.84 | 0.05/2.78  | ns    |
|                                                                                      |                                   | XQ6SLX75T  | 0.38/1.49   | N/A       | 0.38/1.84 | N/A        | ns    |
|                                                                                      |                                   | XQ6SLX150  | N/A         | N/A       | 0.04/1.98 | −0.08/3.07 | ns    |
|                                                                                      |                                   | XQ6SLX150T | 0.04/1.75   | N/A       | 0.04/1.98 | N/A        | ns    |

## Revision History

The following table shows the revision history for this document.

| Date     | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|----------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 06/24/09 | 1.0     | Initial Xilinx release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 08/26/09 | 1.1     | Added $V_{FS}$ to <a href="#">Table 1</a> and <a href="#">Table 2</a> . Added $R_{FUSE}$ to <a href="#">Table 2</a> . Added XC6SLX75 and XC6SLX75T to $V_{BATT}$ and $I_{BATT}$ in <a href="#">Table 1</a> , <a href="#">Table 2</a> , and <a href="#">Table 4</a> . Corrected the quiescent supply current for the XC6SLX4 in <a href="#">Table 5</a> . Updated <a href="#">Table 11</a> . Removed $DV_{PPIN}$ from <a href="#">Figure 2</a> . Removed $F_{PCIECORE}$ from <a href="#">Table 24</a> and added values to $F_{PCIEUSER}$ . Added more networking applications to <a href="#">Table 25</a> . Updated values for $T_{SUSPENDLOW\_AWAKE}$ , $T_{SUSPEND\_ENABLE}$ , and $T_{SCP\_AWAKE}$ in <a href="#">Table 46</a> . Numerous changes to <a href="#">Table 47</a> , <a href="#">page 54</a> including the addition of new values to various specifications, revising the $T_{SMCKCSO}$ description, and changing the units of $T_{POR}$ . Also, removed <i>Dynamic Reconfiguration Port (DRP) for DCM and PLL Before and After DCLK</i> section from <a href="#">Table 47</a> and updated all the notes. In <a href="#">Table 52</a> , added to $F_{INMAX}$ , revised $F_{OUTMAX}$ , and removed PLL Maximum Output Frequency for BUFIO2. Revised values for DCM_DELAY_STEP in <a href="#">Table 54</a> . Updated CLKIN_FREQ_FX values in <a href="#">Table 55</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 01/04/10 | 1.2     | Added -4 speed grade to entire document. Updated speed specification of -4, -3, -2 speed grades to version 1.03. Added -1L speed grade numbers per speed specification 1.00. Updated $T_{SOL}$ in <a href="#">Table 1</a> . Added -1L rows for LVCMOS12, LVCMOS15, and LVCMOS18 in <a href="#">Table 9</a> . Revised much of the detail in <a href="#">GTP Transceiver Specifications</a> in <a href="#">Table 12</a> through <a href="#">Table 23</a> . Added -2 data to <a href="#">Table 25</a> . Updated $F_{MAX}$ in <a href="#">Table 44</a> . Updated descriptions for $T_{DNACKL}$ and $T_{DNACKH}$ in <a href="#">Table 45</a> and revised values for all parameters. Removed $T_{INITADDR}$ from <a href="#">Table 47</a> and added new data. Updated values in <a href="#">Table 48</a> through <a href="#">Table 62</a> . Added <a href="#">Table 51</a> (BUFPLL) and <a href="#">Table 57</a> (DCM_CLKGEN). Removed $T_{LOCKMAX}$ note from <a href="#">Table 52</a> . Updated note 3 in <a href="#">Table 53</a> . In <a href="#">Table 79</a> : removed XC6SLX75CSG324 and XC6SLX75TCSG324; added XC6SLX75FG(G)484 and XC6SLX75FG(G)484.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 02/22/10 | 1.3     | Production release of XC6SLX16 -2 speed grade devices. The changes to <a href="#">Table 26</a> and <a href="#">Table 27</a> includes updating this data sheet to the data in ISE v11.5 software with speed specification v1.06. Updated maximum of $V_{IN}$ and $V_{TS}$ and note 2 in <a href="#">Table 1</a> . In <a href="#">Table 2</a> , changed $V_{IN}$ , added $I_{IN}$ and note 5, revised notes 1, 6, and 7, and added note 8 to $R_{FUSE}$ . In <a href="#">Table 4</a> , removed previous note 1 and added data to $I_{RPU}$ , $I_{RPD}$ , and $I_{BATT}$ , changed $C_{IN}$ , added $R_{DT}$ and $R_{IN\_TERM}$ , and added note 2 and 3. Updated $V_{CCO2}$ in <a href="#">Table 6</a> . Added <a href="#">Table 7</a> and <a href="#">Table 8</a> . Removed PCI66_3 from <a href="#">Table 9</a> . Updated PCI33_3 and I2C in <a href="#">Table 9</a> . Updated the description of <a href="#">Table 11</a> . Completely updated <a href="#">Table 25</a> . Updated <a href="#">Table 28</a> including adding values for PCI33_3. Updated $V_{REF}$ value for HSTL_III_18 in <a href="#">Table 31</a> . Updates missing $V_{REF}$ values in <a href="#">Table 32</a> . Added <a href="#">Simultaneously Switching Outputs</a> , <a href="#">page 36</a> . Removed $T_{GSRQ}$ and $T_{RPW}$ from <a href="#">Table 35</a> and <a href="#">Table 36</a> . Also removed $T_{DOQ}$ from <a href="#">Table 36</a> . Removed $T_{ISDO\_DO}$ and note 1 from <a href="#">Table 37</a> . Removed $T_{OSCK\_S}$ and combinatorial section from <a href="#">Table 38</a> . In <a href="#">Table 39</a> , removed $T_{IODDO\_T}$ and added new tap parameters and note 2. In <a href="#">Table 40</a> , <a href="#">Table 41</a> , and <a href="#">Table 42</a> , made typographical edits and removed notes. Removed clock CLK section in <a href="#">Table 41</a> . Removed clock CLK section and $T_{REG\_MUX}$ and $T_{REG\_M31}$ in <a href="#">Table 42</a> . Added block RAM $F_{MAX}$ values to <a href="#">Table 43</a> . Updated values and added note 2 to <a href="#">Table 45</a> . Added values to <a href="#">Table 46</a> and removed note 1. Numerous changes to <a href="#">Table 47</a> . Completely updated <a href="#">Table 57</a> . Revised data in <a href="#">Table 62</a> . Removed note 3 from <a href="#">Table 71</a> . Added values to <a href="#">Table 79</a> . Added data to <a href="#">Table 80</a> and <a href="#">Table 81</a> . |
| 03/10/10 | 1.4     | Production release of XC6SLX45 -2 speed grade devices, which includes changes to <a href="#">Table 26</a> and <a href="#">Table 27</a> updating this data sheet to the data in ISE v11.5 software with speed specification v1.07. Fixed $R_{IN\_TERM}$ description in <a href="#">Table 4</a> . Added PCI66_3 to <a href="#">Table 7</a> and replaced note 1. Corrected note 1 and the V, Max for TMDS_33 in <a href="#">Table 8</a> . In <a href="#">Table 10</a> , added note 1 to LVPECL_33 and TMDS_33. Also updated specifications for TMDS_33. Updated the <a href="#">GTP Transceiver Specifications</a> section including adding values to <a href="#">Table 16</a> , <a href="#">Table 17</a> , and <a href="#">Table 20</a> through <a href="#">Table 23</a> . Added PCI66_3 back into <a href="#">Table 9</a> , <a href="#">Table 28</a> , <a href="#">Table 31</a> , <a href="#">Table 32</a> , and <a href="#">Table 34</a> . Updated note 3 on <a href="#">Table 32</a> . In <a href="#">Table 34</a> , corrected some typographical errors and fixed SSO limits for bank1/3 in FG(G)484 package. Corrected $T_{OSCK\_OCE}$ in <a href="#">Table 38</a> . In <a href="#">Table 57</a> , updated CLKFX_FREEZE_VAR and CLKFX_FREEZE_TEMP_SLOPE and added typical values to $T_{CENTER\_LOW\_SPREAD}$ and $T_{CENTER\_HIGH\_SPREAD}$ . Updated and added values to <a href="#">Table 63</a> through <a href="#">Table 78</a> , and <a href="#">Table 81</a> . In <a href="#">Table 79</a> , revised the XC6SLX16-CSG324 and the XC6SLX45-CSG484 and FG(G)484 values.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

| Date     | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|----------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 09/14/11 | 2.4     | <p>Production release of the XA6SLX4 and XA6SLX9 devices in <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v13.2 software with -2 and -3 speed specification v1.19. Added production released version of the XA6SLX100 to <a href="#">Table 26</a> and <a href="#">Table 27</a> using ISE v13.3 software with -2 speed specification v1.20.</p> <p>Updated <math>R_{OUT\_TERM}</math> description in <a href="#">Table 4</a>. Fixed the LVPECL <math>V_H</math> error in <a href="#">Table 31</a>. Updated introduction in <a href="#">Simultaneously Switching Outputs</a>. Added the XA6SLX100 to <a href="#">Table 63</a> through <a href="#">Table 78</a>, and <a href="#">Table 81</a>. Added <a href="#">Note 4</a> to <a href="#">Table 78</a> because the <math>T_{CKSKEW}</math> for the XC6SLX100 is not the same as the <math>T_{CKSKEW}</math> for the XA6SLX100.</p> <p>Revised the revision history for version 1.6 dated 06/24/10. Removed the parenthetical statement about the -3N speed grade: (specifications are identical to the -3 speed grade).</p> |
| 10/17/11 | 3.0     | <p>Changed the data sheet from Preliminary Product Specification to Product Specification.</p> <p>Updated the <a href="#">Switching Characteristics, page 19</a> speed specification version ISE v13.3 software to -2 and -3 speed specification v1.20 and -1L speed specification of v1.08. Also updated <a href="#">Note 1</a> in <a href="#">Table 27</a>.</p> <p>In <a href="#">Table 43</a>, <i>Block RAM Switching Characteristics</i>, the <math>F_{MAX}</math> value for the -2 speed grade has been changed from 260 MHz to 280 MHz.</p> <p>In <a href="#">Table 54</a>, <i>Switching Characteristics for the DLL</i>, a <a href="#">Note 6</a> was added and linked to CLKIN_CLKFB_PHASE.</p>                                                                                                                                                                                                                                                                                                                                                                                     |