



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Product Status | Active | |
|--------------------------------|---|--|
| Number of LABs/CLBs | 715 | |
| Number of Logic Elements/Cells | 9152 | |
| Total RAM Bits | 589824 | |
| Number of I/O | 102 | |
| Number of Gates | - | |
| Voltage - Supply | 1.14V ~ 1.26V | |
| Mounting Type | Surface Mount | |
| Operating Temperature | -40°C ~ 100°C (TJ) | |
| Package / Case | 144-LQFP | |
| Supplier Device Package | 144-TQFP (20x20) | |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc6slx9-l1tqg144i | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| I/O Standard | mV, Min | mV, | | V _{ICM} | | V _{OD} | | СМ | V _{OH} | V _{OL} |
|-----------------------------|------------|------|--------|---------------------|---------|-----------------|--------------------------|--------------------------|------------------------|------------------------|
| | | Max | V, Min | V, Max | mV, Min | mV, Max | V, Min | V, Max | V, Min | V, Max |
| LVDS_33 ⁽²⁾⁽³⁾ | 100 | 600 | 0.3 | 2.35 | 247 | 454 | 1.125 | 1.375 | _ | — |
| LVDS_25 ⁽²⁾⁽³⁾ | 100 | 600 | 0.3 | 2.35 | 247 | 454 | 1.125 | 1.375 | _ | _ |
| BLVDS_25 ⁽²⁾⁽³⁾ | 100 | - | 0.3 | 2.35 | 240 | 460 | Typical 5 | 0% V _{CCO} | _ | _ |
| MINI_LVDS_33 | 200 | 600 | 0.3 | 1.95 | 300 | 600 | 1.0 | 1.4 | - | _ |
| MINI_LVDS_25 | 200 | 600 | 0.3 | 1.95 | 300 | 600 | 1.0 | 1.4 | - | _ |
| LVPECL_33 ⁽²⁾⁽³⁾ | 100 | 1000 | 0.3 | 2.8 ⁽¹⁾ | | | uts only | | L | |
| LVPECL_25 ⁽²⁾⁽³⁾ | 100 | 1000 | 0.3 | 1.95 | | | Inp | uts only | | |
| RSDS_33 ⁽²⁾⁽³⁾ | 100 | - | 0.3 | 1.5 | 100 | 400 | 1.0 | 1.4 | - | - |
| RSDS_25 ⁽²⁾⁽³⁾ | 100 | - | 0.3 | 1.5 | 100 | 400 | 1.0 | 1.4 | _ | _ |
| TMDS_33 | 150 | 1200 | 2.7 | 3.23 ⁽¹⁾ | 400 | 800 | V _{CCO} - 0.405 | V _{CCO} – 0.190 | - | _ |
| PPDS_33 ⁽²⁾⁽³⁾ | 100 | 400 | 0.2 | 2.3 | 100 | 400 | 0.5 | 1.4 | _ | _ |
| PPDS_25 ⁽²⁾⁽³⁾ | 100 | 400 | 0.2 | 2.3 | 100 | 400 | 0.5 | 1.4 | _ | _ |
| DISPLAY_PORT | 190 | 1260 | 0.3 | 2.35 | - | _ | Typical 5 | 0% V _{CCO} | _ | _ |
| DIFF_MOBILE_DDR | 100 | - | 0.78 | 1.02 | - | _ | - | - | 90% V _{CCO} | 10% V _{CCC} |
| DIFF_HSTL_I | 100 | _ | 0.68 | 0.9 | - | _ | - | _ | $V_{CCO} - 0.4$ | 0.4 |
| DIFF_HSTL_II | 100 | - | 0.68 | 0.9 | - | _ | - | - | $V_{CCO} - 0.4$ | 0.4 |
| DIFF_HSTL_III | 100 | - | 0.68 | 0.9 | - | _ | - | - | $V_{CCO} - 0.4$ | 0.4 |
| DIFF_HSTL_I_18 | 100 | - | 0.8 | 1.1 | - | _ | - | - | $V_{CCO} - 0.4$ | 0.4 |
| DIFF_HSTL_II_18 | 100 | - | 0.8 | 1.1 | - | _ | - | - | $V_{CCO} - 0.4$ | 0.4 |
| DIFF_HSTL_III_18 | 100 | - | 0.8 | 1.1 | - | _ | - | - | $V_{CCO} - 0.4$ | 0.4 |
| DIFF_SSTL3_I | 100 | _ | 1.0 | 1.9 | - | _ | - | _ | V _{TT} + 0.6 | V _{TT} – 0.6 |
| DIFF_SSTL3_II | 100 | - | 1.0 | 1.9 | - | - | - | - | V _{TT} + 0.8 | V _{TT} – 0.8 |
| DIFF_SSTL2_I | 100 | - | 1.0 | 1.5 | - | _ | _ | - | V _{TT} + 0.61 | V _{TT} – 0.61 |
| DIFF_SSTL2_II | 100 | - | 1.0 | 1.5 | _ | _ | _ | _ | V _{TT} + 0.81 | V _{TT} – 0.81 |
| DIFF_SSTL18_I | 100 | - | 0.7 | 1.1 | - | _ | _ | _ | V _{TT} + 0.47 | V _{TT} – 0.47 |
| DIFF_SSTL18_II | 100 | - | 0.7 | 1.1 | - | _ | _ | _ | V _{TT} + 0.6 | V _{TT} – 0.6 |
| DIFF_SSTL15_II | 100 | - | 0.55 | 0.95 | - | _ | _ | _ | V _{TT} + 0.4 | V _{TT} – 0.4 |

Table 10: Differential I/O Standard DC Input and Output Levels

Notes:

1. LVPECL_33 and TMDS_33 maximum V_{ICM} is the lower of V (maximum) or V_{CCAUX} – (V_{ID}/2)

When V_{CCAUX} = 3.3V, the DCD can be higher than 5% for V_{ICM} < 0.7V when using these I/O standards: LVDS_25, LVDS_33, BLVDS_25, LVPECL_25, LVPECL_33, RSDS_25, RSDS_33, PPDS_25, and PPDS_33.

3. The -1L devices require V_{CCAUX} = 2.5V when using the LVDS_25, LVDS_33, BLVDS_25, LVPECL_25, RSDS_25, RSDS_33, PPDS_25, and PPDS_33 I/O standards on inputs. LVPECL_33 is not supported in the -1L devices.

| Cumhal | Description | Conditions | | Speed | Grade | | Unite |
|--------------------|--|------------------|--------|--------|-------|-----|-------|
| Symbol | Description | Conditions | -3 | -3N | -2 | -1L | Units |
| F _{TXOUT} | TXOUTCLK maximum frequency | | 320 | 320 | 270 | N/A | MHz |
| F _{RXREC} | RXRECCLK maximum frequency | | 320 | 320 | 270 | N/A | MHz |
| T _{RX} | RXUSRCLK maximum frequency | | 320 | 320 | 270 | N/A | MHz |
| T _{RX2} | T _{RX2} RXUSRCLK2 maximum frequency | 1 byte interface | 156.25 | 156.25 | 125 | N/A | MHz |
| | | 2 byte interface | 160 | 160 | 125 | N/A | MHz |
| | | 4 byte interface | 80 | 80 | 67.5 | N/A | MHz |
| T _{TX} | TXUSRCLK maximum frequency | L | 320 | 320 | 270 | N/A | MHz |
| T _{TX2} | TXUSRCLK2 maximum frequency | 1 byte interface | 156.25 | 156.25 | 125 | N/A | MHz |
| | | 2 byte interface | 160 | 160 | 125 | N/A | MHz |
| | | 4 byte interface | 80 | 80 | 67.5 | N/A | MHz |

Table 21: GTP Transceiver User Clock Switching Characteristics⁽¹⁾

Notes:

1. Clocking must be implemented as described in UG386: Spartan-6 FPGA GTP Transceivers User Guide.

Table 22: GTP Transceiver Transmitter Switching Characteristics

| Symbol | Description | Condition | Min | Тур | Max | Units |
|------------------------------|-------------------------------------|------------|-----|-----|------|-------|
| T _{RTX} | TX Rise time | 20%-80% | - | 140 | - | ps |
| T _{FTX} | TX Fall time | 80%–20% | - | 120 | - | ps |
| T _{LLSKEW} | TX lane-to-lane skew ⁽¹⁾ | | - | - | 400 | ps |
| V _{TXOOBVDPP} | Electrical idle amplitude | | - | - | 20 | mV |
| T _{TXOOBTRANSITION} | Electrical idle transition time | | - | - | 50 | ns |
| T _{J3.125} | Total Jitter ⁽²⁾ | 3.125 Gb/s | - | - | 0.35 | UI |
| D _{J3.125} | Deterministic Jitter ⁽²⁾ | | - | - | 0.15 | UI |
| T _{J2.5} | Total Jitter ⁽²⁾ | 2.5 Gb/s | _ | - | 0.33 | UI |
| D _{J2.5} | Deterministic Jitter ⁽²⁾ | | - | - | 0.15 | UI |
| T _{J1.62} | Total Jitter ⁽²⁾ | 1.62 Gb/s | - | - | 0.20 | UI |
| D _{J1.62} | Deterministic Jitter ⁽²⁾ | | - | - | 0.10 | UI |
| T _{J1.25} | Total Jitter ⁽²⁾ | 1.25 Gb/s | - | - | 0.20 | UI |
| D _{J1.25} | Deterministic Jitter ⁽²⁾ | | - | - | 0.10 | UI |
| T _{J614} | Total Jitter ⁽²⁾ | 614 Mb/s | - | - | 0.10 | UI |
| D _{J614} | Deterministic Jitter ⁽²⁾ | | - | - | 0.05 | UI |

Notes:

1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTP transceiver sites.

2. Using PLL_DIVSEL_FB = 2, INTDATAWIDTH = 1. These values are NOT intended for protocol specific compliance determinations.

Table 26: Spartan-6 Device Speed Grade Designations

Switching Characteristics

All values represented in this data sheet are based on these speed specifications: v1.20 for -3, -3N, and -2; and v1.08 for -1L. Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as

follows:

Advance

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some underreporting might still occur.

Preliminary

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are always representative of worst-case supply voltage and junction temperature conditions.

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device.

The -1L speed grade refers to the lower-power Spartan-6 devices. The -3N speed grade refers to the Spartan-6 devices that do not support MCB functionality.

Table 26 correlates the current status of each Spartan-6device on a per speed grade basis.

| Dovice | Speed Grade Designations | | | | | |
|------------------------|--------------------------|-------------|------------------|--|--|--|
| Device | Advance | Preliminary | Production | | | |
| XC6SLX4 ⁽¹⁾ | | | -3, -2, -1L | | | |
| XC6SLX9 | | | -3, -3N, -2, -1L | | | |
| XC6SLX16 | | | -3, -3N, -2, -1L | | | |
| XC6SLX25 | | | -3, -3N, -2, -1L | | | |
| XC6SLX25T | | | -3, -3N, -2 | | | |
| XC6SLX45 | | | -3, -3N, -2, -1L | | | |
| XC6SLX45T | | | -3, -3N, -2 | | | |
| XC6SLX75 | | | -3, -3N, -2, -1L | | | |
| XC6SLX75T | | | -3, -3N, -2 | | | |
| XC6SLX100 | | | -3, -3N, -2, -1L | | | |
| XC6SLX100T | | | -3, -3N, -2 | | | |
| XC6SLX150 | | | -3, -3N, -2, -1L | | | |
| XC6SLX150T | | | -3, -3N, -2 | | | |
| XA6SLX4 | | | -3, -2 | | | |
| XA6SLX9 | | | -3, -2 | | | |
| XA6SLX16 | | | -3, -2 | | | |
| XA6SLX25 | | | -3, -2 | | | |
| XA6SLX25T | | | -3, -2 | | | |
| XA6SLX45 | | | -3, -2 | | | |
| XA6SLX45T | | | -3, -2 | | | |
| XA6SLX75 | | | -3, -2 | | | |
| XA6SLX75T | | | -3, -2 | | | |
| XA6SLX100 | | | -2 | | | |
| XQ6SLX75 | | | -2, -1L | | | |
| XQ6SLX75T | | | -3, -2 | | | |
| XQ6SLX150 | | | -2, -1L | | | |
| XQ6SLX150T | | | -3, -2 | | | |

Notes:

1. The XC6SLX4 is not available in the -3N speed grade.

Testing of Switching Characteristics

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Spartan-6 devices.

Table 27: Spartan-6 Device Production Software and Speed Specification Release⁽¹⁾ (Cont'd)

| Device | Speed Grade Designations ⁽²⁾ | | | | | | | |
|------------|---|-----|-------------------|----------------|--|--|--|--|
| Device | -3 ⁽³⁾ | -3N | -2 ⁽⁴⁾ | -1L | | | | |
| XQ6SLX75 | N/A | N/A | ISE 13.2 v1.19 | ISE 13.2 v1.07 | | | | |
| XQ6SLX75T | ISE 13.2 v1.19 | N/A | ISE 13.2 v1.19 | N/A | | | | |
| XQ6SLX150 | N/A | N/A | ISE 13.2 v1.19 | ISE 13.2 v1.07 | | | | |
| XQ6SLX150T | ISE 13.2 v1.19 | N/A | ISE 13.2 v1.19 | N/A | | | | |

Notes:

- 1. ISE 13.3 software with v1.20 for -3, -3N, and -2; and v1.08 for -1L speed specification reflects the changes outlined in XCN11028: Spartan-6 FPGA Speed File Changes.
- 2. As marked with an N/A, LXT devices and all XA devices are not available with a -1L speed grade; LX4 devices and all XA and XQ devices are not available with a -3N speed grade.
- 3. Improved -3 specifications reflected in this data sheet require ISE 12.4 software with v1.15 speed specification.
- 4. Improved -2 specifications reflected in this data sheet require ISE 12.4 software and the *12.4 Speed Files Patch* which contains the v1.17 speed specification available on the <u>Xilinx Download Center</u>.
- 5. ISE 12.3 software with v1.12 speed specification is available using ISE 12.3 software and the *12.3 Speed Files Patch* available on the Xilinx Download Center.
- 6. ISE 12.2 software with v1.11 speed specification is available using ISE 12.2 software and the *12.2 Speed Files Patch* available on the Xilinx Download Center.
- ISE 13.1 software with v1.18 speed specification is available using ISE 13.1 software and the 13.1 Update available on the Xilinx Download Center. See XCN11012: Speed File Change for -3N Devices.

IOB Pad Input/Output/3-State Switching Characteristics

Table 28 (for commercial (XC) Spartan-6 devices) and Table 29 (for Automotive XA Spartan-6 and Defense-grade Spartan-6Q devices) summarizes the values of standard-specific data input delays, output delays terminating at pads (based on standard), and 3-state delays.

- T_{IOPI} is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- T_{IOOP} is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- T_{IOTP} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.

See the TRACE report for further information on delays when using an I/O standard with UNTUNED termination on inputs or outputs.

Table 28: IOB Switching Characteristics for the Commercial (XC) Spartan-6 Devices

| | | Τ _Ι | ΟΡΙ | | | T _{IOOP} | | | T _{IOTP} | | | | |
|--------------------------|------|----------------|------|--------------------|-------------|-------------------|------|----------------------|-------------------|------|------|--------------------|----|
| I/O Standard | | Speed Grade | | | Speed Grade | | | Speed Grade | | | | Units | |
| | -3 | -3N | -2 | -1L ⁽¹⁾ | -3 | -3N | -2 | -1L <mark>(1)</mark> | -3 | -3N | -2 | -1L ⁽¹⁾ | |
| LVDS_33 | 1.17 | 1.29 | 1.42 | 1.68 | 1.55 | 1.69 | 1.89 | 2.42 | 3000 | 3000 | 3000 | 3000 | ns |
| LVDS_25 | 1.01 | 1.13 | 1.26 | 1.57 | 1.65 | 1.79 | 1.99 | 2.47 | 3000 | 3000 | 3000 | 3000 | ns |
| BLVDS_25 | 1.02 | 1.14 | 1.27 | 1.57 | 1.72 | 1.86 | 2.06 | 2.68 | 1.72 | 1.86 | 2.06 | 2.68 | ns |
| MINI_LVDS_33 | 1.17 | 1.29 | 1.42 | 1.68 | 1.57 | 1.71 | 1.91 | 2.41 | 3000 | 3000 | 3000 | 3000 | ns |
| MINI_LVDS_25 | 1.01 | 1.13 | 1.26 | 1.57 | 1.65 | 1.79 | 1.99 | 2.47 | 3000 | 3000 | 3000 | 3000 | ns |
| LVPECL_33 | 1.18 | 1.30 | 1.43 | 1.68 | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | ns |
| LVPECL_25 | 1.02 | 1.14 | 1.27 | 1.57 | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | ns |
| RSDS_33 (point to point) | 1.17 | 1.29 | 1.42 | 1.68 | 1.57 | 1.71 | 1.91 | 2.42 | 3000 | 3000 | 3000 | 3000 | ns |
| RSDS_25 (point to point) | 1.01 | 1.13 | 1.26 | 1.56 | 1.65 | 1.79 | 1.99 | 2.47 | 3000 | 3000 | 3000 | 3000 | ns |
| TMDS_33 | 1.21 | 1.33 | 1.46 | 1.71 | 1.54 | 1.68 | 1.88 | 2.50 | 3000 | 3000 | 3000 | 3000 | ns |

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices⁽¹⁾ (Cont'd)

| | Τ _Ι | OPI | T _{IC} | DOP | T _{le} | ОТР | Units |
|--------------------------------|----------------|-------|-----------------|-------|-----------------|-------|-------|
| I/O Standard | Speed | Grade | Speed | Grade | Speed | Grade | |
| | -3 | -2 | -3 | -2 | -3 | -2 | |
| LVCMOS12, QUIETIO, 6 mA | 0.98 | 1.16 | 4.79 | 4.99 | 4.79 | 4.99 | ns |
| LVCMOS12, QUIETIO, 8 mA | 0.98 | 1.16 | 4.43 | 4.63 | 4.43 | 4.63 | ns |
| LVCMOS12, QUIETIO, 12 mA | 0.98 | 1.16 | 4.18 | 4.38 | 4.18 | 4.38 | ns |
| LVCMOS12, Slow, 2 mA | 0.98 | 1.16 | 5.12 | 5.32 | 5.12 | 5.32 | ns |
| LVCMOS12, Slow, 4 mA | 0.98 | 1.16 | 3.00 | 3.20 | 3.00 | 3.20 | ns |
| LVCMOS12, Slow, 6 mA | 0.98 | 1.16 | 2.91 | 3.11 | 2.91 | 3.11 | ns |
| LVCMOS12, Slow, 8 mA | 0.98 | 1.16 | 2.51 | 2.71 | 2.51 | 2.71 | ns |
| LVCMOS12, Slow, 12 mA | 0.98 | 1.16 | 2.25 | 2.45 | 2.25 | 2.45 | ns |
| LVCMOS12, Fast, 2 mA | 0.98 | 1.16 | 3.60 | 3.80 | 3.60 | 3.80 | ns |
| LVCMOS12, Fast, 4 mA | 0.98 | 1.16 | 2.49 | 2.69 | 2.49 | 2.69 | ns |
| LVCMOS12, Fast, 6 mA | 0.98 | 1.16 | 1.94 | 2.14 | 1.94 | 2.14 | ns |
| LVCMOS12, Fast, 8 mA | 0.98 | 1.16 | 1.82 | 2.02 | 1.82 | 2.02 | ns |
| LVCMOS12, Fast, 12 mA | 0.98 | 1.16 | 1.80 | 2.00 | 1.80 | 2.00 | ns |
| LVCMOS12_JEDEC, QUIETIO, 2 mA | 1.57 | 1.75 | 6.53 | 6.73 | 6.53 | 6.73 | ns |
| LVCMOS12_JEDEC, QUIETIO, 4 mA | 1.57 | 1.75 | 5.12 | 5.32 | 5.12 | 5.32 | ns |
| LVCMOS12_JEDEC, QUIETIO, 6 mA | 1.57 | 1.75 | 4.81 | 5.01 | 4.81 | 5.01 | ns |
| LVCMOS12_JEDEC, QUIETIO, 8 mA | 1.57 | 1.75 | 4.44 | 4.64 | 4.44 | 4.64 | ns |
| LVCMOS12_JEDEC, QUIETIO, 12 mA | 1.57 | 1.75 | 4.20 | 4.40 | 4.20 | 4.40 | ns |
| LVCMOS12_JEDEC, Slow, 2 mA | 1.57 | 1.75 | 5.14 | 5.34 | 5.14 | 5.34 | ns |
| LVCMOS12_JEDEC, Slow, 4 mA | 1.57 | 1.75 | 2.99 | 3.19 | 2.99 | 3.19 | ns |
| LVCMOS12_JEDEC, Slow, 6 mA | 1.57 | 1.75 | 2.90 | 3.10 | 2.90 | 3.10 | ns |
| LVCMOS12_JEDEC, Slow, 8 mA | 1.57 | 1.75 | 2.50 | 2.70 | 2.50 | 2.70 | ns |
| LVCMOS12_JEDEC, Slow, 12 mA | 1.57 | 1.75 | 2.26 | 2.46 | 2.26 | 2.46 | ns |
| LVCMOS12_JEDEC, Fast, 2 mA | 1.57 | 1.75 | 3.60 | 3.80 | 3.60 | 3.80 | ns |
| LVCMOS12_JEDEC, Fast, 4 mA | 1.57 | 1.75 | 2.49 | 2.69 | 2.49 | 2.69 | ns |
| LVCMOS12_JEDEC, Fast, 6 mA | 1.57 | 1.75 | 1.94 | 2.14 | 1.94 | 2.14 | ns |
| LVCMOS12_JEDEC, Fast, 8 mA | 1.57 | 1.75 | 1.83 | 2.03 | 1.83 | 2.03 | ns |
| LVCMOS12_JEDEC, Fast, 12 mA | 1.57 | 1.75 | 1.80 | 2.00 | 1.80 | 2.00 | ns |

Notes:

1. The Spartan-6Q FPGA -1L values are listed in Table 28.


Table 30 summarizes the value of T_{IOTPHZ} . T_{IOTPHZ} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). These delays are measured using LVCMOS25, Fast, 12 mA.

Table 30: IOB 3-state ON Output Switching Characteristics (TIOTPHZ)


| Symbol | Description | | Units | | | |
|---------------------|-------------------------------|------|-------|------|------|-------|
| | Description | -3 | -3N | -2 | -1L | Units |
| T _{IOTPHZ} | T input to Pad high-impedance | 1.39 | 1.59 | 1.59 | 1.91 | ns |

Output Delay Measurements

Output delays are measured using a Tektronix P6245 TDS500/600 probe (< 1 pF) across approximately 4" of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4" trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in Figure 4 and Figure 5.









Measurements and test conditions are reflected in the IBIS models except where the IBIS format precludes it. Parameters V_{REF} , R_{REF} , C_{REF} , and V_{MEAS} fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:

- 1. Simulate the output driver of choice into the generalized test setup, using values from Table 32.
- 2. Record the time to V_{MEAS}.
- 3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS model or capacitance value to represent the load.
- 4. Record the time to V_{MEAS}.
- 5. Compare the results of steps 2 and 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.

| Description | I/O Standard Attribute | R _{REF} (Ω) | C _{REF} ⁽¹⁾ (pF) | V _{MEAS} (V) | V _{REF} (V) |
|--|---------------------------------|-------------------------|---|--------------------------|-------------------------|
| LVTTL (Low-Voltage Transistor-Transistor Logic) | LVTTL (all) | 1M | 0 | 1.4 | 0 |
| LVCMOS (Low-Voltage CMOS), 3.3V | LVCMOS33 | 1M | 0 | 1.65 | 0 |
| LVCMOS, 2.5V | LVCMOS25 | 1M | 0 | 1.25 | 0 |
| LVCMOS, 1.8V | LVCMOS18 | 1M | 0 | 0.9 | 0 |
| LVCMOS, 1.5V | LVCMOS15 | 1M | 0 | 0.75 | 0 |
| LVCMOS, 1.2V | LVCMOS12 | 1M | 0 | 0.6 | 0 |
| PCI (Peripheral Component Interface) | PCI33_3, PCI66_3 (rising edge) | 25 | 10 ⁽²⁾ | 0.94 | 0 |
| 33 MHz and 66 MHz, 3.3V | PCI33_3, PCI66_3 (falling edge) | 25 | 10 ⁽²⁾ | 2.03 | 3.3 |
| HSTL (High-Speed Transceiver Logic), Class I | HSTL_I | 50 | 0 | V _{REF} | 0.75 |
| HSTL, Class II | HSTL_II | 25 | 0 | V _{REF} | 0.75 |
| HSTL, Class III | HSTL_III | 50 | 0 | 0.9 | 1.5 |
| HSTL, Class I, 1.8V | HSTL_I_18 | 50 | 0 | V _{REF} | 0.9 |
| HSTL, Class II, 1.8V | HSTL_II_18 | 25 | 0 | V _{REF} | 0.9 |
| HSTL, Class III, 1.8V | HSTL_III_18 | 50 | 0 | 1.1 | 1.8 |
| SSTL (Stub Series Terminated Logic), Class I, 1.8V | SSTL18_I | 50 | 0 | V _{REF} | 0.9 |
| SSTL, Class II, 1.8V | SSTL18_II | 25 | 0 | V _{REF} | 0.9 |
| SSTL, Class I, 2.5V | SSTL2_I | 50 | 0 | V_{REF} | 1.25 |

Table 32: Output Delay Measurement Methodology

www.xilinx.com

| Description | I/O Standard Attribute | R _{REF} (Ω) | C _{REF} ⁽¹⁾ (pF) | V _{MEAS} (V) | V _{REF} (V) |
|--|----------------------------|-------------------------|---|--------------------------|-------------------------|
| SSTL, Class II, 2.5V | SSTL2_II | 25 | 0 | V_{REF} | 1.25 |
| SSTL, Class II, 1.5V | SSTL15_II | 25 | 0 | V_{REF} | 0.75 |
| LVDS (Low-Voltage Differential Signaling), 2.5V & 3.3V | LVDS_25, LVDS_33 | 100 | 0 | 0 <mark>(3)</mark> | - |
| BLVDS (Bus LVDS), 2.5V | BLVDS_25 | Note 4 | 0 | 0 <mark>(3)</mark> | - |
| Mini-LVDS, 2.5V & 3.3V | MINI_LVDS_25, MINI_LVDS_33 | 100 | 0 | 0 <mark>(3)</mark> | - |
| RSDS (Reduced Swing Differential Signaling), 2.5V & 3.3V | RSDS_25, RSDS_33 | 100 | 0 | 0 <mark>(3)</mark> | - |
| TMDS (Transition Minimized Differential Signaling), 3.3V | TMDS_33 | Note 5 | 0 | 0 <mark>(3)</mark> | - |
| PPDS (Point-to-Point Differential Signaling, 2.5V & 3.3V | PPDS_25, PPDS_33 | 100 | 0 | 0 ⁽³⁾ | _ |

Notes:

1. C_{REF} is the capacitance of the probe, nominally 0 pF.

2. Per PCI specifications.

3. The value given is the differential output voltage.

4. See the BLVDS Output Termination section in UG381, Spartan-6 FPGA SelectIO Resources User Guide.

5. See the TMDS_33 Termination section in UG381, Spartan-6 FPGA SelectIO Resources User Guide.

Simultaneously Switching Outputs

Due to package electrical parasitics, a given package supports a limited number of simultaneous switching outputs (SSOs) when using fast, high-drive outputs. Table 33 and Table 34 provide guidelines for the recommended maximum allowable number of SSOs. These guidelines describe the maximum number of user I/O pins of an output signal standard that should simultaneously switch in the same direction, while maintaining a safe level of switching noise for that particular signal standard. Meeting these guidelines for the stated test conditions ensures that the FPGA operates free from the adverse effects of GND and power bounce.

For each device/package combination, Table 33 provides the number of equivalent V_{CCO} /GND pairs per bank. For each output signal standard and drive strength, Table 34 recommends the maximum number of SSOs, switching in the same direction, allowed per V_{CCO} /GND pair within an I/O bank. The guidelines are categorized by package style, slew rate, and output drive current. The number of SSOs are also specified by I/O bank. Multiply the appropriate numbers from each table to calculate the maximum number of SSOs allowed within an I/O bank. The guidelines assume that all pins within a bank use the same I/O standard. Exceeding these SSO guidelines can result in increased power or GND bounce, degraded signal integrity, or increased system jitter. For a given I/O standard, if the SSO limit per pair in Table 34 is greater than the maximum I/O per pair in Table 33, then there is no SSO limit for the exclusive use of that I/O standard.

The recommended maximum SSO values assume that the FPGA is soldered on a printed circuit board and that the board uses sound design practices. Due to the additional inductance introduced by the socket, the SSO values do not apply for FPGAs mounted in sockets. The SSO values assume that the V_{CCAUX} is powered at 3.3V. Setting V_{CCAUX} to 2.5V provides better SSO characteristics. For more detail, see <u>UG381</u>: *Spartan-6 FPGA SelectIO Resources User Guide*.

Table 34: SSO Limit per V_{CCO}/GND Pair (Cont'd)

| | I/O Standard | Drive | | | SSO Limit per | V _{CCO} /GND Pa | ir |
|------------------|--------------------------------|--------------|---------|------------|---|---|--------------|
| v _{cco} | | | Slew | CSG225, F1 | 4, CPG196, Г(G)256, and s in CSG324 | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 | |
| | | | | Bank 0/2 | Bank 1/3 | Bank 0/2 | Bank 1/3/4/5 |
| | | 2 | Fast | 33 | 40 | 33 | 41 |
| | | | Slow | 57 | 62 | 57 | 56 |
| | | | QuietIO | 70 | 67 | 70 | 66 |
| | | | Fast | 19 | 21 | 19 | 21 |
| | LVCMOS15, LVCMOS15_JEDEC | 4 | Slow | 30 | 30 | 30 | 24 |
| | | | QuietIO | 38 | 33 | 38 | 30 |
| | | | Fast | 14 | 16 | 14 | 16 |
| | | 6 | Slow | 18 | 19 | 18 | 17 |
| | | | QuietIO | 27 | 24 | 27 | 21 |
| | | 8 | Fast | 11 | 13 | 11 | 12 |
| | | | Slow | 16 | 16 | 16 | 14 |
| | | | QuietIO | 23 | 20 | 23 | 17 |
| 1.5V | | 12 | Fast | N/A | 5 | N/A | 4 |
| 1.50 | | | Slow | N/A | 8 | N/A | 5 |
| | | | QuietIO | N/A | 10 | N/A | 9 |
| | | | Fast | N/A | 5 | N/A | 4 |
| | | 16 | Slow | N/A | 8 | N/A | 8 |
| | | | QuietIO | N/A | 10 | N/A | 9 |
| | HSTL_I | | | 9 | 10 | 9 | 10 |
| | HSTL_II | | | N/A | 5 | N/A | 6 |
| | HSTL_III | | | 7 | 9 | 7 | 9 |
| | DIFF_HSTL_I | | | 27 | 30 | 27 | 30 |
| | DIFF_HSTL_II | DIFF_HSTL_II | | | 15 | N/A | 18 |
| | DIFF_HSTL_III | | | 21 | 27 | 21 | 27 |
| | SSTL_15_II ⁽³⁾ | | | N/A | 5 | N/A | 4 |
| | DIFF_SSTL_15_II ⁽³⁾ | | | N/A | 15 | N/A | 12 |

Input Serializer/Deserializer Switching Characteristics

Table 37: ISERDES2 Switching Characteristics

| Cumbal | Description | Grade | ade | | | |
|--|---|----------------|----------------|----------------|----------------|---------|
| Symbol | Description | -3 | -3N | -2 | -1L | - Units |
| Setup/Hold for Control Lines | | | | | | |
| TISCCK_BITSLIP/ TISCKC_BITSLIP | BITSLIP pin Setup/Hold with respect to CLKDIV | 0.16/ 0.09 | 0.20/ 0.09 | 0.31/ -0.09 | 0.34/ -0.14 | ns |
| T _{ISCCK_CE} / T _{ISCKC_CE} | CE pin Setup/Hold with respect to CLK | 0.71/ 0.47 | 0.71/ -0.42 | 0.97/ -0.42 | 1.39/ 0.71 | ns |
| Setup/Hold for Data Lines | | | | | | 4 |
| T _{ISDCK_D} /T _{ISCKD_D} | D pin Setup/Hold with respect to CLK | 0.24/ 0.15 | 0.25/ 0.05 | 0.29/ -0.05 | 0.09/ 0.05 | ns |
| TISDCK_DDLY /TISCKD_DDLY | DDLY pin Setup/Hold with respect to CLK (using IODELAY2) | -0.25/ 0.30 | -0.25/ 0.42 | -0.25/ 0.56 | -0.54/ 0.67 | ns |
| T _{ISDCK_D_DDR} /T _{ISCKD_D_DDR} | D pin Setup/Hold with respect to CLK at DDR mode | -0.03/ 0.04 | -0.03/ 0.16 | -0.03/ 0.18 | -0.05/ 0.12 | ns |
| TISDCK_DDLY_DDR/ TISCKD_DDLY_DDR | D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY2) | -0.40/ 0.48 | -0.40/ 0.53 | -0.40/ 0.71 | -0.71/ 0.86 | ns |
| Sequential Delays | | | | | | |
| T _{ISCKO_Q} | CLKDIV to out at Q pin | 1.30 | 1.44 | 2.02 | 2.22 | ns |
| F _{CLKDIV} | CLKDIV maximum frequency | 270 | 262.5 | 250 | 125 | MHz |

Output Serializer/Deserializer Switching Characteristics

Table 38: OSERDES2 Switching Characteristics

| Ourseland | Description | | Speed Grade | | | | | | |
|---|---|----------------|----------------|----------------|----------------|-------|--|--|--|
| Symbol | Description | -3 | -3N | -2 | -1L | Units | | | |
| Setup/Hold | | | | | | | | | |
| T _{OSDCK_D} /T _{OSCKD_D} | D input Setup/Hold with respect to CLKDIV | -0.03/ 1.02 | -0.03/ 1.17 | -0.03/ 1.27 | -0.02/ 0.23 | ns | | | |
| T _{OSDCK_T} /T _{OSCKD_T} ⁽¹⁾ | -0.05/ 1.03 | -0.05/ 1.13 | -0.05/ 1.23 | -0.05/ 0.24 | ns | | | | |
| T _{OSCCK_OCE} /T _{OSCKC_OCE} | OCE input Setup/Hold with respect to CLK | 0.12/ -0.03 | 0.15/ 0.03 | 0.24/ 0.03 | 0.28/ 0.17 | ns | | | |
| T _{OSCCK_TCE} /T _{OSCKC_TCE} | TCE input Setup/Hold with respect to CLK | 0.14/ -0.08 | 0.17/ 0.08 | 0.27/ 0.08 | 0.31/ 0.16 | ns | | | |
| Sequential Delays | | | I. | | | 1 | | | |
| T _{OSCKO_OQ} | Clock to out from CLK to OQ | 0.94 | 1.11 | 1.51 | 1.89 | ns | | | |
| T _{OSCKO_TQ} | Clock to out from CLK to TQ | 0.94 | 1.11 | 1.51 | 1.91 | ns | | | |
| F _{CLKDIV} | CLKDIV maximum frequency | 270 | 262.5 | 250 | 125 | MHz | | | |

Notes:

1. T_{OSDCK_T2}/T_{OSCKD_T2} (T input setup/hold with respect to CLKDIV) are reported as T_{OSDCK_T}/T_{OSCKD_T} in TRACE report.

CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 41: CLB Distributed RAM Switching Characteristics (SLICEM Only)

| Cumbal | Deservition | | Speed Grade | | | | | |
|--------------------------------------|--|----------------|----------------|----------------|---------------|---------|--|--|
| Symbol | Description | -3 | -3N | -2 | -1L | Units | | |
| Sequential Delays | 5 | | | | | | | |
| Т _{SHCKO} | Clock to A – D outputs | 1.26 | 1.55 | 1.55 | 2.35 | ns, Max | | |
| | Clock to A – D outputs (direct output path) | 0.96 | 1.20 | 1.20 | 1.87 | ns, Max | | |
| Setup and Hold Ti | imes Before/After Clock CLK | | 1 | 1 | | 4 | | |
| T _{DS} /T _{DH} | AX – DX or AI – DI inputs to CLK | 0.59/ 0.17 | 0.73/ 0.22 | 0.73/ 0.22 | 1.17/ 0.33 | ns, Min | | |
| T _{AS} /T _{AH} | Address An inputs to clock for XC devices | 0.28/ 0.35 | 0.32/ 0.42 | 0.32/ 0.42 | 0.26/ 0.71 | ns, Min | | |
| | Address An inputs to clock for XA and XQ devices | 0.28/ 0.51 | N/A | 0.32/ 0.51 | 0.26/ 0.71 | ns, Min | | |
| T _{WS} /T _{WH} | WE input to clock | 0.31/ -0.08 | 0.37/ 0.08 | 0.37/ 0.08 | 0.59/ 0.27 | ns, Min | | |
| T _{CECK} /T _{CKCE} | CE input to CLK | 0.31/ 0.08 | 0.37/ -0.08 | 0.37/ -0.08 | 0.59/ 0.27 | ns, Min | | |

CLB Shift Register Switching Characteristics (SLICEM Only)

Table 42: CLB Shift Register Switching Characteristics

| 0 | Description | | | | | |
|--------------------------------------|---|----------------|---------------|----------------|---------------|---------|
| Symbol | Description | -3 | -3N | -2 | -1L | Units |
| Sequential Delays | | | | | | |
| T _{REG} | Clock to A – D outputs | 1.35 | 1.78 | 1.78 | 2.74 | ns, Max |
| | Clock to A – D outputs (direct output path) | 1.24 | 1.65 | 1.65 | 2.48 | ns, Max |
| Setup and Hold Ti | mes Before/After Clock CLK | I | 1 | | 1 | 1 |
| T _{WS} /T _{WH} | WE input to CLK | 0.20/ -0.07 | 0.24/ 0.07 | 0.24/ -0.07 | 0.29/ 0.27 | ns, Min |
| T _{CECK} /T _{CKCE} | CE input to CLK for XC devices | 0.30/ 0.30 | 0.30/ 0.38 | 0.30/ 0.38 | 0.82/ 0.41 | ns, Min |
| | CE input to CLK for XA and XQ devices | 0.32/ 0.30 | N/A | 0.40/ 0.38 | 0.82/ 0.41 | ns, Min |
| T _{DS} /T _{DH} | AX – DX or AI – DI inputs to CLK | 0.07/ 0.11 | 0.09/ 0.14 | 0.09/ 0.14 | 0.11/ 0.23 | ns, Min |

| Cymhal | Deservition | | Speed Grade | | | | | |
|-------------------------------------|--|----|-------------|----|-----|---------|--|--|
| Symbol | Description | -3 | -3N | -2 | -1L | Units | | |
| T _{DNASSU} | Setup time on SHIFT before the rising edge of CLK | | | 7 | | ns, Min | | |
| T _{DNASH} | Hold time on SHIFT after the rising edge of CLK | | | 1 | | ns, Min | | |
| T _{DNADSU} | Setup time on DIN before the rising edge of CLK | | | 7 | | ns, Min | | |
| T _{DNADH} | Hold time on DIN after the rising edge of CLK | | 1 | | | | | |
| T | Cature times are DEAD before the vision adves of CLV | | 7 | | | | | |
| T _{DNARSU} | Setup time on READ before the rising edge of CLK | | 1,000 | | | | | |
| T _{DNARH} | Hold time on READ after the rising edge of CLK | | | 1 | | ns, Min | | |
| - | | | 0.5 | | | | | |
| T _{DNADCKO} | Clock-to-output delay on DOUT after rising edge of CLK | | 6 | | | | | |
| T _{DNACLKF} ⁽²⁾ | CLK frequency | | 2 | | | | | |
| T _{DNACLKL} | CLK Low time | | 50 | | | | | |
| T _{DNACLKH} | | | | | | ns, Min | | |

Table 45: Device DNA Interface Port Switching Characteristics

Notes:

1. The minimum READ pulse width is 8 ns, the maximum READ pulse width is 1 $\mu s.$

2. Also applies to TCK when reading DNA through the boundary-scan port.

Table 46: Suspend Mode Switching Characteristics

| Symbol | Description | Min | Max | Units |
|--------------------------------|---|-----|------|-------|
| Entering Suspend Mode |) | | 1 | 1 |
| T _{SUSPENDHIGH_AWAKE} | Rising edge of SUSPEND pin to falling edge of AWAKE pin without glitch filter | 2.5 | 14 | ns |
| T _{SUSPENDFILTER} | Adjustment to SUSPEND pin rising edge parameters when glitch filter enabled | 31 | 430 | ns |
| T _{SUSPEND_GWE} | Rising edge of SUSPEND pin until FPGA output pins drive their defined SUSPEND constraint behavior (without glitch filter) | - | 15 | ns |
| T _{SUSPEND_GTS} | Rising edge of SUSPEND pin to write-protect lock on all writable clocked elements (without glitch filter) | - | 15 | ns |
| T _{SUSPEND_DISABLE} | Rising edge of the SUSPEND pin to FPGA input pins and interconnect disabled (without glitch filter) | - | 1500 | ns |
| Exiting Suspend Mode | · · · · · · · · · · · · · · · · · · · | | 1 | |
| T _{SUSPENDLOW_AWAKE} | Falling edge of the SUSPEND pin to rising edge of the AWAKE pin. Does not include DCM or PLL lock time. | 7 | 75 | μs |
| T _{SUSPEND_ENABLE} | Falling edge of the SUSPEND pin to FPGA input pins and interconnect re- enabled | 7 | 41 | μs |
| T _{AWAKE_GWE1} | Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using sw_clk:InternalClock and sw_gwe_cycle:1 . | - | 80 | ns |
| T _{AWAKE_GWE512} | Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using sw_clk:InternalClock and sw_gwe_cycle:512 . | - | 20.5 | μs |
| TAWAKE_GTS1 | Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using sw_clk:InternalClock and sw_gts_cycle:1 . | - | 80 | ns |
| TAWAKE_GTS512 | AWAKE_GTS512 Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using sw_clk:InternalClock and sw_gts_cycle:512 . | | | μs |
| T _{SCP_AWAKE} | Rising edge of SCP pins to rising edge of AWAKE pin | 7 | 75 | μs |

DCM Switching Characteristics

| | | | | | Speed | Grade | | | | |
|------------------------------|---|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|-------|
| Symbol | Description | | -3 -31 | | 3N | -2 | | -1L | | Units |
| | | Min | Max | Min | Max | Min | Max | Min | Max | - |
| Input Frequency Ranges | | | | | | | | | | |
| CLKIN_FREQ_DLL | Frequency of the CLKIN clock input when the CLKDV output is not used. | 5 ⁽²⁾ | 280 ⁽³⁾ | 5 ⁽²⁾ | 280 ⁽³⁾ | 5 ⁽²⁾ | 250 ⁽³⁾ | 5 ⁽²⁾ | 175 ⁽³⁾ | MHz |
| | Frequency of the CLKIN clock input when using the CLKDV output. | 5 ⁽²⁾ | 280 ⁽³⁾ | 5 ⁽²⁾ | 280 ⁽³⁾ | 5 ⁽²⁾ | 250 ⁽³⁾ | 5 ⁽²⁾ | 133 ⁽³⁾ | MHz |
| Input Pulse Requirements | | | | | | | | | | |
| CLKIN_PULSE | CLKIN pulse width as a percentage of the CLKIN period for CLKIN_FREQ_DLL < 150 MHz | 40 | 60 | 40 | 60 | 40 | 60 | 40 | 60 | % |
| | CLKIN pulse width as a percentage of the CLKIN period for CLKIN_FREQ_DLL > 150 MHz | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | % |
| Input Clock Jitter Tolerance | and Delay Path Variation ⁽⁴⁾ | | | | | | | | | |
| CLKIN_CYC_JITT_DLL_LF | Cycle-to-cycle jitter at the CLKIN input for CLKIN_FREQ_DLL < 150 MHz | _ | ±300 | _ | ±300 | _ | ±300 | _ | ±300 | ps |
| CLKIN_CYC_JITT_DLL_HF | Cycle-to-cycle jitter at the CLKIN input for CLKIN_FREQ_DLL > 150 MHz. | _ | ±150 | _ | ±150 | _ | ±150 | - | ±150 | ps |
| CLKIN_PER_JITT_DLL | Period jitter at the CLKIN input. | - | ±1 | - | ±1 | Ι | ±1 | _ | ±1 | ns |
| CLKFB_DELAY_VAR_EXT | Allowable variation of the off-chip feedback delay from the DCM output to the CLKFB input. | _ | ±1 | _ | ±1 | _ | ±1 | _ | ±1 | ns |

Notes:

1. DLL specifications apply when using any of the DLL outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV.

2. When operating independently of the DLL, the DFS supports lower CLKIN_FREQ_DLL frequencies. See Table 55.

When Operating independently of the DLC, the DFO supports lower OctAW_INIC_DLC inequalities, due to DS.
 The CLKIN_DIVIDE_BY_2 attribute increases the effective input frequency range. When set to TRUE, the input clock frequency is divided by two as it enters the DCM. Input clock frequencies for the clock buffer being used can be increased up to the F_{MAX} (see Table 48 and Table 49 for BUFG and BUFIO2 limits). When used with CLK_FEEDBACK=2X, the input clock frequency matches the frequency for CLK2X, and is limited to CLKOUT_FREQ_2X.

4. CLKIN_FREQ_DLL input jitter beyond these limits can cause the DCM to lose LOCK, indicated by the LOCKED output deasserting. The user must then reset the DCM.

5. When using both DCMs in a CMT, both DCMs must be LOCKED.

Table 54: Switching Characteristics for the Delay-Locked Loop (DLL)⁽¹⁾ (Cont'd)

| | | Speed Grade | | | | | | | | |
|-------------------------------|--|-------------|------|-----|------|-----|------|-----|------|-------|
| Symbol | Description | -3 | | -3N | | -2 | | -1L | | Units |
| | | Min | Max | Min | Max | Min | Max | Min | Max | |
| LOCK_DLL ⁽³⁾ | When using the DLL alone: The time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase. CLKIN_FREQ_DLL < 50 MHz. | _ | 5 | _ | 5 | _ | 5 | _ | 5 | ms |
| | When using the DLL alone: The time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase. CLKIN_FREQ_DLL > 50 MHz | _ | 0.60 | _ | 0.60 | _ | 0.60 | _ | 0.60 | ms |
| Delay Lines | | | | | | | | | | |
| DCM_DELAY_STEP ⁽⁵⁾ | Finest delay resolution, averaged over all steps. | 10 | 40 | 10 | 40 | 10 | 40 | 10 | 40 | ps |

Notes:

1. The values in this table are based on the operating conditions described in Table 2 and Table 53.

2. Indicates the maximum amount of output jitter that the DCM adds to the jitter on the CLKIN input.

3. For optimal jitter tolerance and faster LOCK time, use the CLKIN_PERIOD attribute.

Some jitter and duty-cycle specifications include 1% of input clock period or 0.01 UI. For example, this data sheet specifies a maximum jitter of ±(1% of CLKIN period + 150 ps). Assuming that the CLKIN frequency is 100 MHz, the equivalent CLKIN period is 10 ns. Since 1% of 10 ns is 0.1 ns or 100 ps, the maximum jitter is ±(100 ps + 150 ps) = ±250 ps.

5. A typical delay step size is 23 ps.

The timing analysis tools use the CLK_FEEDBACK = 1X condition for the CLKIN_CLKFB_PHASE value (reported as phase error). When using CLK_FEEDBACK = 2X, add 100 ps to the phase error for the CLKIN_CLKFB_PHASE value (as shown in this table).

Table 55: Recommended Operating Conditions for the Digital Frequency Synthesizer (DFS)⁽¹⁾

| | | | Speed Grade | | | | | | | |
|----------------------------|--|-----|----------------------|-----|----------------------|-----|----------------------|-----|----------------------|-------|
| Symbol | Description | -3 | | -3N | | -2 | | -1L | | Units |
| | | Min | Max | Min | Max | Min | Max | Min | Max | |
| Input Frequency Ranges | 2) | | | | | | | | | |
| CLKIN_FREQ_FX | Frequency for the CLKIN input. Also described as F_{CLKIN} . | 0.5 | 375 <mark>(3)</mark> | 0.5 | 375 <mark>(3)</mark> | 0.5 | 333 <mark>(3)</mark> | 0.5 | 200 <mark>(3)</mark> | MHz |
| Input Clock Jitter Toleran | ce ⁽⁴⁾ | | | | | | | | | |
| CLKIN_CYC_JITT_FX_LF | Cycle-to-cycle jitter at the CLKIN input, based on CLKFX output frequency: FCLKFX < 150 MHz. | _ | ±300 | _ | ±300 | _ | ±300 | _ | ±300 | ps |
| CLKIN_CYC_JITT_FX_HF | Cycle-to-cycle jitter at the CLKIN input, based on CLKFX output frequency: FCLKFX > 150 MHz. | _ | ±150 | _ | ±150 | _ | ±150 | _ | ±150 | ps |
| CLKIN_PER_JITT_FX | Period jitter at the CLKIN input. | - | ±1 | _ | ±1 | _ | ±1 | _ | ±1 | ns |

Notes:

1. DFS specifications apply when using either of the DFS outputs (CLKFX or CLKFX180).

2. When using both DFS and DLL outputs on the same DCM, follow the more restrictive CLKIN_FREQ_DLL specifications in Table 53.

The CLKIN_DIVIDE_BY_2 attribute increases the effective input frequency range. When set to TRUE, the input clock frequency is divided by two as it enters the DCM. Input clock frequencies for the clock buffer being used can be increased up to the F_{MAX} (see Table 48 and Table 49 for BUFG and BUFIO2 limits).

4. CLKIN input jitter beyond these limits can cause the DCM to lose LOCK.

www.xilinx.com

| Table 56: Switching Characteristics for the Digital Frequency Synthesizer (DFS) for DCM_SP ⁽¹⁾ | | | | | | |
|---|-------------|--|--|--|--|--|
| | Speed Grade | | | | | |

| | | | | | Speed | Grade | • | | | | |
|---------------------------------------|--|---|-------|----------------------|---------|---------|----------|------|------|-------|--|
| Symbol | Description | | -3 | -3 | BN | - | 2 | -1 | L | Units | |
| | | Min | Max | Min | Max | Min | Max | Min | ±250 | | |
| Output Frequency Ranges | | | | | 1 | | 1 | 1 | ļ | | |
| CLKOUT_FREQ_FX | Frequency for the CLKFX and CLKFX180 outputs | 5 | 375 | 5 | 375 | 5 | 333 | 5 | 200 | MHz | |
| Output Clock Jitter ⁽²⁾⁽³⁾ | L | L. | 1 | | 1 | | 1 | 1 | 1 | | |
| | Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN < 20 MHz | | | Use | the Clo | cking V | lizard | | | ps | |
| CLKOUT_PER_JITT_FX | Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN > 20 MHz | | Туріс | al = ±(⁻ | 1% of C | LKFX I | period + | 100) | | ps | |
| Duty Cycle ⁽⁴⁾⁽⁵⁾ | L | 1 | | | | | | | | | |
| CLKOUT_DUTY_CYCLE_FX | Duty cycle precision for the CLKFX and CLKFX180 outputs including the BUFGMUX and clock tree duty-cycle distortion | | | | | | ps | | | | |
| Phase Alignment ⁽⁵⁾ | | 1 | | | | | | | | | |
| CLKOUT_PHASE_FX | Phase offset between the DFS CLKFX output and the DLL CLK0 output when both the DFS and DLL are used | _ | ±200 | _ | ±200 | _ | ±200 | _ | ±250 | ps | |
| CLKOUT_PHASE_FX180 | Phase offset between the DFS CLKFX180 output and the DLL CLK0 output when both the DFS and DLL are used | $- \pm 200 - \pm 200 - \pm 200 - \pm 200 - \pm 250$ Maximum = ±(1% of CLKFX period + 200) | | | | | ps | | | | |
| LOCKED Time | L | L. | | | | | | | | | |
| LOCK_FX ⁽²⁾ | When FCLKIN < 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time. | _ | 5 | _ | 5 | _ | 5 | _ | 5 | ms | |
| | When FCLKIN > 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time. | _ | 0.45 | _ | 0.45 | _ | 0.45 | _ | 0.60 | ms | |

Notes:

1. The values in this table are based on the operating conditions described in Table 2 and Table 55.

2. For optimal jitter tolerance and a faster LOCK time, use the CLKIN_PERIOD attribute.

4. The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%.

Some duty cycle and alignment specifications include a percentage of the CLKFX output frequency is 100 MHz, the equivalent CLKFX period is 10 ns, and 1% of 10 ns is 0.1 ns or 100 ps. Accordingly, the maximum jitter is ±(100 ps + 200 ps) = ±300 ps.

www.xilinx.com

Output jitter is characterized with no input jitter. Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply, and PCB design. The actual maximum output jitter depends on the system application.

| Table 57: Switching Cha | aracteristics for the Digital Fre | equency Synthesizer DFS (DCM | _CLKGEN) ⁽¹⁾ (Cont'd) | |
|-------------------------|-----------------------------------|------------------------------|----------------------------------|--|
| | | | | |

| | | | | | Speed | Grade | | | | |
|---|---|-----|---------------|-----|---|----------------------------|-----|-----|-----------------|-----|
| Symbol | Description | - | -3 -3N -2 -1L | | 1L | Units | | | | |
| | | Min | Max | Min | Max | Min | Max | Min | L Max 200 | |
| Spread Spectrum | | | | | | | | | | |
| F _{CLKIN_FIXED_SPREAD_} SPECTRUM | Frequency of the CLKIN input for fixed spread spectrum (SPREAD_SPECTRUM = CENTER_LOW_SPREAD/ CENTER_HIGH_SPREAD) | 30 | 200 | 30 | 200 | 30 | 200 | 30 | 200 | MHz |
| T _{CENTER_LOW_SPREAD} ⁽⁶⁾ | Spread at the CLKFX output for fixed spread spectrum (SPREAD_SPECTRUM = CENTER_LOW_SPREAD) | | | Тур | ^{ical} = CL Maximu | 100 .KFX_DIV m = 250 | | ps | | |
| T _{CENTER_HIGH_SPREAD} ⁽⁶⁾ | Spread at the CLKFX output for fixed spread spectrum (SPREAD_SPECTRUM= CENTER_HIGH_SPREAD) | | | Тур | ^{ical} = CL Maximu | 240 .KFX_DIV m = 400 | | | | ps |
| F _{MOD_FIXED_SPREAD_} SPECTRUM ⁽⁶⁾ | Average modulation frequency when using fixed spread spectrum (SPREAD_SPECTRUM = CENTER_LOW_SPREAD / CENTER_HIGH_SPREAD) | | | - | Typical = | F _{IN} /102 | 4 | | | MHz |

Notes:

The values in this table are based on the operating conditions described in Table 2 and Table 55. 1.

For optimal jitter tolerance and a faster LOCK time, use the CLKIN_PERIOD attribute. 2.

Output jitter is characterized with no input jitter. Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply, and PCB design. The actual maximum output jitter depends on З. the system application.

The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%. 4.

Some duty-cycle and alignment specifications include a percentage of the CLKFX output period. For example, this data sheet specifies a maximum CLKFX jitter of $\pm(1\%$ of CLKFX period + 200 ps). Assuming that the CLKFX output frequency is 100 MHz, the equivalent CLKFX period is 10 ns, and 1% of 10 ns is 0.1 ns or 100 ps. Accordingly, the maximum jitter is $\pm(100 \text{ ps} + 200 \text{ ps}) = \pm300 \text{ ps}$. When using CENTER_LOW_SPREAD, CENTER_HIGH_SPREAD, the valid values for CLKFX_MULTIPLY are limited to 2 through 32, and the valid 5.

6. values for CLKFX_DIVIDE are limited to 1 through 4.

Table 58: Recommended Operating Conditions for the Phase-Shift Clock in Variable Phase Mode (DCM_SP) or **Dynamic Frequency Synthesis (DCM_CLKGEN)**

| | | | | | Speed | Grade | | | | |
|-------------------------------|---|-----|-----|-----|-------|-------|-----|-----|-----|-------|
| Symbol | Description | - | .3 | -3 | BN | - | 2 | -1 | IL | Units |
| | | Min | Max | Min | Max | Min | Max | Min | Max | |
| Operating Frequency Ra | nges | | | | | | | | | |
| PSCLK_FREQ | Frequency for the PSCLK (DCM_SP) or PROGCLK (DCM_CLKGEN) input. | 1 | 167 | 1 | 167 | 1 | 167 | 1 | 100 | MHz |
| Input Pulse Requiremen | ts | 1 | 1 | | | 1 | | 1 | | I. |
| PSCLK_PULSE | PSCLK (DCM_SP) or PROGCLK (DCM_CLKGEN) pulse width as a percentage of the clock period. | 40 | 60 | 40 | 60 | 40 | 60 | 40 | 60 | % |

Table 59: Switching Characteristics for the Phase-Shift Clock in Variable Phase Mode⁽¹⁾

| Symbol | Description | Amount of Phase Shift | Units |
|--------------------------|---|-----------------------------------|-------|
| Phase Shifting Range | | | |
| | When CLKIN < 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period. | ±(INTEGER(10 x (TCLKIN – 3 ns))) | steps |
| MAX_STEPS ⁽²⁾ | When $CLKIN \ge 60$ MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given $CLKIN$ clock period, where $T = CLKIN$ clock period in ns. When using $CLKIN_DIVIDE_BY_2 = TRUE$, double the clock-effective clock period. | ±(INTEGER(15 x (TCLKIN – 3 ns))) | steps |
| FINE_SHIFT_RANGE_MIN | Minimum guaranteed delay for variable phase shifting. | ±(MAX_STEPS x DCM_DELAY_STEP_MIN) | ps |
| FINE_SHIFT_RANGE_MAX | Maximum guaranteed delay for variable phase shifting | ±(MAX_STEPS x DCM_DELAY_STEP_MAX) | ps |

Notes:

1. The values in this table are based on the operating conditions described in Table 53 and Table 58.

2. The maximum variable phase shift range, MAX_STEPS, is only valid when the DCM has no initial fixed-phase shifting, that is, the PHASE_SHIFT attribute is set to 0.

3. The DCM_DELAY_STEP values are provided at the end of Table 54.

Table 60: Miscellaneous DCM Timing Parameters⁽¹⁾

| Symbol | Description | Min | Max | Units |
|----------------|---------------------------------------|-----|-----|--------------|
| DCM_RST_PW_MIN | Minimum duration of a RST pulse width | 3 | - | CLKIN cycles |

Notes:

1. This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFXDV, CLKFX180) are unaffected.

Table 61: Frequency Synthesis

| Attribute | Min | Мах |
|-----------------------------|-----|-----|
| CLKFX_MULTIPLY (DCM_SP) | 2 | 32 |
| CLKFX_DIVIDE (DCM_SP) | 1 | 32 |
| CLKDV_DIVIDE (DCM_SP) | 1.5 | 16 |
| CLKFX_MULTIPLY (DCM_CLKGEN) | 2 | 256 |
| CLKFX_DIVIDE (DCM_CLKGEN) | 1 | 256 |
| CLKFXDV_DIVIDE (DCM_CLKGEN) | 2 | 32 |

Table 62: DCM Switching Characteristics

| Symbol | Description | 1.50/ 1.50/ 1. 0.00 0.00 0. 1.50/ 1.50/ 1. | Grade | | Units | |
|---|------------------------|--|---------------|---------------|---|-------|
| Symbol | Description | -3 | -3N | -2 | -1L 1.50/ 0.00 1.50/ 0.00 1.50 | Units |
| TDMCCK_PSEN/ TDMCKC_PSEN | PSEN Setup/Hold | | | 1.50/ 0.00 | | ns |
| T _{DMCCK_PSINCDEC} / T _{DMCKC_PSINCDEC} | PSINCDEC Setup/Hold | 1.50/ 0.00 | 1.50/ 0.00 | 1.50/ 0.00 | | ns |
| T _{DMCKO_PSDONE} | Clock to out of PSDONE | 1.50 | 1.50 | 1.50 | 1.50 | ns |

Spartan-6 Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in Table 63 through Table 69. Values are expressed in nanoseconds unless otherwise noted.

| Table 63: Global Clock Input to Output Delay Without DCM or PLL |
|---|
|---|

| Symbol | Description | Device | | Speed | Grade | | - Units |
|--------------------|--|-------------------|------------|-------------|----------|---|---------|
| Бутрої | Description | Device | -3 | -3N | -2 | -1L | - Units |
| LVCMOS25 Globa | al Clock Input to Output Delay using Output Flip-Flo | p, 12mA, Fast Sle | ew Rate, и | vithout DCN | I or PLL | | |
| T _{ICKOF} | Global Clock and OUTFF without DCM or PLL | XC6SLX4 | 6.12 | N/A | 7.68 | 9.41 | ns |
| | | XC6SLX9 | 6.12 | 6.51 | 7.68 | 9.41 | ns |
| | | XC6SLX16 | 5.98 | 6.42 | 7.48 | 9.10 | ns |
| | | XC6SLX25 | 6.20 | 6.69 | 7.84 | 9.44 | ns |
| | | XC6SLX25T | 6.20 | 6.69 | 7.84 | N/A | ns |
| | | XC6SLX45 | 6.37 | 6.88 | 8.10 | 9.61 | ns |
| | | XC6SLX45T | 6.37 | 6.88 | 8.10 | 9.41 9.41 9.10 9.44 N/A | ns |
| | | XC6SLX75 | 6.39 | 6.99 | 8.16 | | ns |
| | | XC6SLX75T | 6.39 | 6.99 | 8.16 | N/A | ns |
| | | XC6SLX100 | 6.59 | 7.18 | 8.41 | 10.31 | ns |
| | | XC6SLX100T | 6.59 | 7.18 | 8.41 | 9.41 9.10 9.44 N/A 9.61 N/A 10.18 N/A 10.31 N/A 10.62 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A | ns |
| | | XC6SLX150 | 6.98 | 7.68 | 8.80 | | ns |
| | | XC6SLX150T | 6.98 | 7.68 | 8.80 | | ns |
| | | XA6SLX4 | 6.44 | N/A | 7.68 | | ns |
| | | XA6SLX9 | 6.44 | N/A | 7.68 | | ns |
| | | XA6SLX16 | 6.30 | N/A | 7.48 | | ns |
| | | XA6SLX25 | 6.52 | N/A | 7.84 | | ns |
| | | XA6SLX25T | 6.52 | N/A | 7.84 | N/A | ns |
| | | XA6SLX45 | 6.69 | N/A | 8.12 | N/A | ns |
| | | XA6SLX45T | 6.69 | N/A | 8.12 | N/A | ns |
| | | XA6SLX75 | 6.89 | N/A | 8.16 | 9.41 9.41 9.10 9.44 N/A 9.61 N/A 10.18 N/A 10.31 N/A 10.62 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A | ns |
| | | XA6SLX75T | 6.89 | N/A | 8.16 | | ns |
| | | XA6SLX100 | N/A | N/A | 8.36 | | ns |
| | | XQ6SLX75 | N/A | N/A | 8.16 | 10.18 | ns |
| | | XQ6SLX75T | 6.89 | N/A | 8.16 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 8.80 | 10.62 | ns |
| | | XQ6SLX150T | 7.61 | N/A | 8.80 | 5 10.18 5 N/A 1 10.31 1 N/A 0 10.62 0 N/A 3 N/A 3 N/A 3 N/A 4 N/A 4 N/A 5 N/A 6 N/A 6 N/A 6 N/A 6 N/A 6 N/A 6 N/A 7 10.18 6 N/A | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

| Symbol | Description | Device | | Speed | Grade | | Units |
|-------------------------|--|-----------------------|------------|-------------|-----------|--|---------|
| Symbol | Description | Device | -3 | -3N | -2 | -1L nchronous 8.05 8.05 7.96 7.94 N/A 7.92 N/A 7.95 N/A 7.93 N/A 7.93 N/A 7.93 N/A 7.93 N/A N/A <th>- Units</th> | - Units |
| LVCMOS25 Globa | al Clock Input to Output Delay using Output Flip | -Flop, 12mA, Fast Sle | w Rate, wi | th DCM in S | Source-Sy | nchronou | s Mode. |
| T _{ICKOFDCM_0} | Global Clock and OUTFF with DCM | XC6SLX4 | 5.03 | N/A | 7.21 | 8.05 | ns |
| | | XC6SLX9 | 5.03 | 6.13 | 7.21 | 8.05 | ns |
| | | XC6SLX16 | 5.08 | 5.51 | 6.44 | 7.96 | ns |
| | | XC6SLX25 | 4.81 | 5.13 | 5.69 | 7.94 | ns |
| | | XC6SLX25T | 4.81 | 5.13 | 5.69 | N/A | ns |
| | | XC6SLX45 | 5.26 | 5.69 | 6.63 | 7.92 | ns |
| | | XC6SLX45T | 5.26 | 5.69 | 6.63 | N/A | ns |
| | | XC6SLX75 | 4.77 | 5.18 | 5.88 | 7.95 | ns |
| | | XC6SLX75T | 4.77 | 5.18 | 5.88 | N/A | ns |
| | | XC6SLX100 | 4.72 | 5.11 | 5.76 | 8.59 | ns |
| | | XC6SLX100T | 4.76 | 5.11 | 5.76 | N/A | ns |
| | XC6SLX150 | 4.90 | 5.30 | 5.93 | 7.93 | ns | |
| | | XC6SLX150T | 4.90 | 5.30 | 5.93 | N/A | ns |
| | | XA6SLX4 | 5.35 | N/A | 7.21 | N/A | ns |
| | | XA6SLX9 | 5.35 | N/A | 7.21 | N/A | ns |
| | | XA6SLX16 | 5.42 | N/A | 6.44 | N/A | ns |
| | | XA6SLX25 | 5.13 | N/A | 5.69 | N/A | ns |
| | | XA6SLX25T | 5.13 | N/A | 5.79 | N/A | ns |
| | | XA6SLX45 | 5.58 | N/A | 6.63 | N/A | ns |
| | | XA6SLX45T | 5.58 | N/A | 6.63 | N/A | ns |
| | | XA6SLX75 | 5.09 | N/A | 5.87 | N/A | ns |
| | | XA6SLX75T | 5.09 | N/A | 5.87 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 6.44 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 5.87 | 7.95 | ns |
| | | XQ6SLX75T | 5.09 | N/A | 5.87 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 6.06 | 7.93 | ns |
| | | XQ6SLX150T | 5.50 | N/A | 6.06 | nchronous 8.05 8.05 7.96 7.94 N/A 7.92 N/A 7.95 N/A 8.59 N/A 7.93 N/A 7.93 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A | ns |

Table 65: Global Clock Input to Output Delay With DCM in Source-Synchronous Mode

Notes:

Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net. DCM output jitter is already included in the timing calculation. 1.

2.

| Symbol | Description | Device | | Units | | | |
|-----------------------|--|-------------------------|-----------|--------------|-----------|---|---------|
| Symbol | Description | Device | -3 | -3N | -2 | -1L nchronous 7.34 7.34 6.92 7.64 N/A 7.36 N/A 7.15 N/A 7.37 N/A 7.37 N/A 7.37 N/A 7.37 N/A N/A | Onits |
| LVCMOS25 Globa | al Clock Input to Output Delay using Output Fl | ip-Flop, 12mA, Fast Sle | w Rate, w | ith PLL in S | System-Sy | nchronou | s Mode. |
| T _{ICKOFPLL} | Global Clock and OUTFF with PLL | XC6SLX4 | 4.57 | N/A | 6.25 | 7.34 | ns |
| | | XC6SLX9 | 4.57 | 5.25 | 6.25 | 7.34 | ns |
| | | XC6SLX16 | 4.41 | 4.64 | 5.39 | 6.92 | ns |
| | | XC6SLX25 | 4.03 | 4.32 | 4.91 | 7.64 | ns |
| | | XC6SLX25T | 4.03 | 4.32 | 4.91 | N/A | ns |
| | | XC6SLX45 | 4.63 | 4.96 | 5.75 | 7.36 | ns |
| | | XC6SLX45T | 4.63 | 4.96 | 5.75 | N/A | ns |
| | | XC6SLX75 | 4.01 | 4.30 | 4.88 | 7.15 | ns |
| | | XC6SLX75T | 4.01 | 4.30 | 4.88 | N/A | ns |
| | | XC6SLX100 | 4.02 | 4.33 | 4.90 | 7.37 | ns |
| | XC6SLX100T | 4.06 | 4.33 | 4.90 | N/A | ns | |
| | XC6SLX150 | 3.65 | 3.98 | 4.58 | 6.94 | ns | |
| | | XC6SLX150T | 3.65 | 3.98 | 4.58 | N/A | ns |
| | | XA6SLX4 | 4.88 | N/A | 6.13 | N/A | ns |
| | | XA6SLX9 | 4.88 | N/A | 6.13 | N/A | ns |
| | | XA6SLX16 | 4.74 | N/A | 5.27 | N/A | ns |
| | | XA6SLX25 | 4.43 | N/A | 4.78 | N/A | ns |
| | | XA6SLX25T | 4.43 | N/A | 4.88 | N/A | ns |
| | | XA6SLX45 | 4.94 | N/A | 5.62 | N/A | ns |
| | | XA6SLX45T | 4.94 | N/A | 5.62 | N/A | ns |
| | | XA6SLX75 | 4.32 | N/A | 4.77 | N/A | ns |
| | | XA6SLX75T | 4.32 | N/A | 4.77 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 5.41 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 4.77 | 7.15 | ns |
| | | XQ6SLX75T | 4.32 | N/A | 4.77 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 4.60 | 6.94 | ns |
| | | XQ6SLX150T | 4.35 | N/A | 4.60 | N/A | ns |

Table 66: Global Clock Input to Output Delay With PLL in System-Synchronous Mode

Notes:

Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net. PLL output jitter is included in the timing calculation. 1.

2.

| Date | Version | Description of Revisions |
|----------|---------|---|
| 01/10/11 | 1.11 | Production release of XC6SLX4 and XC6SLX9 in the specific speed grades listed in Table 26 and Table 27 using ISE v12.4 software with speed specification v1.15 for the -4, -3, -3N, and -2 speed grades. Added note 3 to Table 27. Also updated the -1L speed grade requirements to ISE v12.4 software with speed specification v1.06. Revised -3N definition throughout the document. Added note 4 to Table 2 and updated note 5. Added information on V _{CCINT} to note 1 in Table 5. Updated Networking Applications -3 values in Table 25 to match improvements made in ISE v12.4. In Table 28, added note 1 and revised the T _{IOTP} values for LVDS_33, LVDS_25, MINI_LVDS_33, MINI_LVDS_25, RSDS_33, RSDS_25, TMDS_33. PPDS_33, and PPDS_25. Added note 3 to Table 55. |
| 02/11/11 | 1.12 | As described in <u>XCN11008</u> : <i>Product Discontinuation Notice For Spartan-6 LXT -4 Devices</i> , the -4 speed specifications have been discontinued. As outlined in page 2 of the XCN, designers currently using -4 speed specifications should rerun timing analysis using the new -3 speed specifications before moving to a replacement device. Updated the networking applications section of Table 25. Updated -2 speed specifications throughout document and added note 3 to Table 27 advising designers to use the -2 speed specification update (v1.17) with the ISE 12.4 software patch. Added F _{CLKDIV} to Table 37 and Table 38. Updated note 2 in Table 39. Updated units for T _{SMCKCSO} and T _{BPICCO} in Table 47. Updated -1L in Table 71. Removed Note 2: <i>Package delay information is available for these device/package combinations. This information can be used to deskew the package</i> from Table 79. |
| 03/31/11 | 2.0 | Production release of XC6SLX45 in the -1L speed grades listed in Table 26 and Table 27 using ISE v13.1 software with -1L speed specification v1.06. In Table 39, removed values in the -1L column and added note 3 as IODELAY2 only supports Tap0 for lower-power devices. Updated copyright page 1 and Notice of Disclaimer. |
| 05/20/11 | 2.1 | Production release of XC6SLX100 and XC6SLX150 in the specific speed grades listed in Table 26 and Table 27 using ISE v13.1 software with -1L speed specification v1.06. Updated Table 27 and Note 7 with changes per <u>XCN11012</u> : <i>Speed File Change for -3N Devices</i> . Revised Switching Characteristics section for speed specifications: v1.18 for -3, -3N, and -2; including improvements in Table 73 through Table 77 and Table 81. Removed <i>Memory Controller Block</i> from the performance heading in Table 2 and revised Note 2. In Table 4, added Note 1 to C _{IN} and updated the description of R _{IN_TERM} . Updated Note 1 in Table 5. Updated Note 1 of Table 7. In Table 25, added and removed -1L specifications, increased the standard performance DDR3 specifications, removed the extended performance DDR3 row and updated Note 3 and Note 4. Clarified the introductory information for Table 28 and Table 30. In Table 32: Revised V _{MEAS} value for LVCMOS12; revised V _{REF} for LVDS_25, LVDS_33, BLVDS_25, MINI_LVDS_25, MINI_LVDS_33, RSDS_25, and RSDS_33; revised R _{REF} for BLVDS_25 and TMDS_33; and added Note 4 and Note 5. Updated Note 2 and Note 3 in Table 39. In Table 47, revised the values and description of T _{POR} including Note 3. Also in Table 47, augmented the description and added specifications for F _{RBCCK} and removed XC6SLX4 from F _{MCCK} (maximum frequency, parallel mode (Master SelectMAP/BPI). Added BUFGMUX to Table 48 title. Added Table 50. In Table 52, revised specifications for T _{EXTFDVAR} and F _{INJITTER} . In Table 54 removed the 5 MHz < CLKIN_FREQ_DLL parameter in the LOCK_FX description. In both Table 56 and Table 57, removed the 5 MHz < F _{CLKIN} parameter in the LOCK_FX description. In Table 58, updated description for PSCLK_FREQ and PSCLK_PULSE. |
| 07/11/11 | 2.2 | Added the Automotive XA Spartan-6 and Defense-grade Spartan-6Q devices to all appropriate tables while sometimes removing the XC6S nomenclature. Added expanded temperature range (Q) to all appropriate tables. Updated T_{SOL} packages in Table 1. Added R_{OUT_TERM} to Table 4. Updated Note 2 on Table 13. Production release of the XC6SLX4, XC6SLX9, XC6SLX16, XC6SLX25, XC6SLX75, XQ6SLX75, and XQ6SLX150 in Table 26 and Table 27 using ISE v13.2 software with -1L speed specification v1.07. Production release of the XA6SLX16, XA6SLX25T, XA6SLX45, XA6SLX45T, XQ6SLX75, XQ6SLX75, XQ6SLX75T, XQ6SLX150, and XQ6SLX150T in Table 26 and Table 27 using ISE v13.2 software with -2 and -3 speed specification v1.19. Added Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices(1). Updated CS(G)484 from CSG484 throughout data sheet. Clarified Note 3 in Table 39. |
| 08/08/11 | 2.3 | Production release of the XA6SLX25, XA6SLX75, and XA6SLX75T in Table 26 and Table 27 using ISE v13.2 software with -2 and -3 speed specification v1.19. |

www.xilinx.com