



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 40MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | LVD, POR, PWM, WDT |
| Number of I/O | 57 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 16x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/s9keazn64amlh |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

| 1 | Ord | ering par | ts4 |
|---|------|-----------|-----------------------------------|
| | 1.1 | Determ | ining valid orderable parts4 |
| 2 | Part | identific | eation |
| | 2.1 | Descrip | otion4 |
| | 2.2 | Format | 4 |
| | 2.3 | Fields | 4 |
| | 2.4 | Exampl | le5 |
| 3 | Rati | ngs | 5 |
| | 3.1 | Therma | al handling ratings5 |
| | 3.2 | Moistur | re handling ratings |
| | 3.3 | ESD ha | andling ratings6 |
| | 3.4 | Voltage | e and current operating ratings6 |
| 4 | Gen | eral | 7 |
| | 4.1 | Nonswi | itching electrical specifications |
| | | 4.1.1 | DC characteristics |
| | | 4.1.2 | Supply current characteristics |
| | | 4.1.3 | EMC performance |
| | 4.2 | Switchi | ing specifications |
| | | 4.2.1 | Control timing |

| | | 4.2.2 | FTM module timing | 16 |
|---|------|-----------|--|----|
| | 4.3 | Therma | l specifications | 17 |
| | | 4.3.1 | Thermal characteristics | 17 |
| 5 | Peri | pheral op | perating requirements and behaviors | 18 |
| | 5.1 | Core me | odules | 18 |
| | | 5.1.1 | SWD electricals | 18 |
| | 5.2 | Externa | l oscillator (OSC) and ICS characteristics | 19 |
| | 5.3 | NVM s | pecifications | 21 |
| | 5.4 | Analog. | | 23 |
| | | 5.4.1 | ADC characteristics | 23 |
| | | 5.4.2 | Analog comparator (ACMP) electricals | 25 |
| | 5.5 | Commu | nnication interfaces | 26 |
| | | 5.5.1 | SPI switching specifications | 26 |
| 6 | Dim | ensions | | 29 |
| | 6.1 | Obtaini | ng package dimensions | 29 |
| 7 | Pinc | out | | 29 |
| | 7.1 | Signal r | nultiplexing and pin assignments | 29 |
| 8 | Rev | ision His | tory | 30 |

| Field | Description | Values | | | |
|-------|---------------------------|---|--|--|--|
| FFF | Program flash memory size | 16 = 16 KB 32 = 32 KB 64 = 64 KB | | | |
| М | Maskset revision | A = 1st Fab version B = Revision after 1st version | | | |
| Т | Temperature range (°C) | C = -40 to 85 V = -40 to 105 M = -40 to 125 | | | |
| PP | Package identifier | LC = 32 LQFP (7 mm x 7 mm) LH = 64 LQFP (10 mm x 10 mm) | | | |
| N | Packaging type | R = Tape and reel(Blank) = Trays | | | |

2.4 Example

This is an example part number:

S9KEAZN64AMLH

3 Ratings

3.1 Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|-------------|------|------|-------|
| T _{STG} | Storage temperature | - 55 | 150 | °C | 1 |
| T _{SDR} | Solder temperature, lead-free | | 260 | °C | 2 |

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

3.2 Moisture handling ratings

| | Symbol | Description | Min. | Max. | Unit | Notes |
|---|--------|----------------------------|------|------|------|-------|
| Ī | MSL | Moisture sensitivity level | _ | 3 | | 1 |

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

3.3 ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|---|-------|-------|------|-------|
| V _{HBM} | Electrostatic discharge voltage, human body model | -6000 | +6000 | V | 1 |
| V _{CDM} | Electrostatic discharge voltage, charged-device model | -500 | +500 | V | 2 |
| I _{LAT} | Latch-up current at ambient temperature of °C | -100 | +100 | mA | 3 |

- Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test. The test produced the following results:
 - Test was performed at 125 °C case temperature (Class II).
 - I/O pins pass +100/-100 mA I-test with I_{DD} current limit at 800 mA (V_{DD} collapsed during positive injection).
 - I/O pins pass +70/-100 mA I-test with I_{DD} current limit at 1000 mA for V_{DD}.
 - Supply groups pass 1.5 V_{ccmax}.
 - RESET_B pin was only tested with negative I-test due to product conditioning requirement.

3.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

Table 1. Voltage and current operating ratings

| Symbol | Description | Min. | Max. | Unit |
|-----------------|---|-----------------------|------------------------------------|------|
| V _{DD} | Digital supply voltage | -0.3 | 6.0 | V |
| I _{DD} | Maximum current into V _{DD} | _ | 120 | mA |
| V _{IN} | Input voltage except true open drain pins | -0.3 | V _{DD} + 0.3 ¹ | V |
| | Input voltage of true open drain pins | -0.3 | 6 | V |
| I _D | Instantaneous maximum current single pin limit (applies to all port pins) | -25 | 25 | mA |
| V_{DDA} | Analog supply voltage | V _{DD} – 0.3 | V _{DD} + 0.3 | V |

1. Maximum rating of V_{DD} also applies to V_{IN}.

Nonswitching electrical specifications

Table 2. DC characteristics (continued)

| Symbol | | Descriptions | | Min | Typical ¹ | Max | Unit |
|------------------------------|---|--|------------------------------------|------|----------------------|------|------|
| II _{INTOT} I | Total leakage combined for all port pins | Pins in high impedance input mode | $V_{IN} = V_{DD}$ or V_{SS} | _ | _ | 2 | μА |
| R _{PU} | R _{PU} Pullup All digital inputs, when resistors enabled (all I/O pins other than PTA2 and PTA3) | | _ | 30.0 | _ | 50.0 | kΩ |
| R _{PU} ³ | R _{PU} ³ Pullup PTA2 and PTA3 pins resistors | | _ | 30.0 | _ | 60.0 | kΩ |
| I _{IC} | DC | Single pin limit | $V_{IN} < V_{SS}, V_{IN} > V_{DD}$ | -2 | _ | 2 | mA |
| | injection current ^{4,} 5, 6 | Total MCU limit, includes sum of all stressed pins | | -5 | _ | 25 | |
| C _{In} | Input capacitance, all pins | | _ | _ | _ | 7 | pF |
| V _{RAM} | RA | M retention voltage | _ | 2.0 | _ | _ | V |

- 1. Typical values are measured at 25 °C. Characterized, not tested.
- 2. Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 support high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD}. PTA2 and PTA3 are true
 open drain I/O pins that are internally clamped to V_{SS}.
- 5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger value.
- 6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current (V_{In} > V_{DD}) is higher than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as when no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Table 3. LVD and POR specification

| Symbol | Descr | iption | Min | Тур | Max | Unit |
|--------------------|---------------------------------|---|-----|------|-----|------|
| V _{POR} | POR re-arr | n voltage ¹ | 1.5 | 1.75 | 2.0 | V |
| V _{LVDH} | threshold—high | Falling low-voltage detect threshold—high range (LVDV = 1) ² | | 4.3 | 4.4 | V |
| V _{LVW1H} | Falling low- voltage warning | Level 1 falling (LVWV = 00) | 4.3 | 4.4 | 4.5 | V |
| V _{LVW2H} | threshold— high range | Level 2 falling (LVWV = 01) | 4.5 | 4.5 | 4.6 | V |
| V _{LVW3H} | | Level 3 falling (LVWV = 10) | 4.6 | 4.6 | 4.7 | V |
| V _{LVW4H} | | Level 4 falling (LVWV = 11) | 4.7 | 4.7 | 4.8 | V |
| V _{HYSH} | High range low- warning h | | _ | 100 | _ | mV |

Table continues on the next page...

Table 3. LVD and POR specification (continued)

| Symbol | Descr | ription | Min | Тур | Max | Unit |
|--------------------|---|----------------------------------|------|------|------|------|
| V_{LVDL} | Falling low-venthreshold—low ra | oltage detect ange (LVDV = 0) | 2.56 | 2.61 | 2.66 | V |
| V _{LVW1L} | Falling low- voltage warning | Level 1 falling (LVWV = 00) | 2.62 | 2.7 | 2.78 | V |
| V_{LVW2L} | threshold—low range | Level 2 falling (LVWV = 01) | 2.72 | 2.8 | 2.88 | V |
| V _{LVW3L} | | Level 3 falling (LVWV = 10) | 2.82 | 2.9 | 2.98 | V |
| V_{LVW4L} | | Level 4 falling (LVWV = 11) | 2.92 | 3.0 | 3.08 | V |
| V _{HYSDL} | Low range low-voltage detect hysteresis | | _ | 40 | _ | mV |
| V _{HYSWL} | Low range low- hyste | voltage warning resis | _ | 80 | _ | mV |
| V_{BG} | Buffered band | dgap output ³ | 1.14 | 1.16 | 1.18 | V |

- 1. Maximum is highest voltage that POR is guaranteed.
- 2. Rising thresholds are falling threshold + hysteresis.
- 3. voltage Factory trimmed at V_{DD} = 5.0 V, Temp = 125 °C




Figure 1. Typical V_{DD} - V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 5 V)

Nonswitching electrical specifications




Figure 2. Typical V_{DD} - V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 3 V)




Figure 3. Typical V_{DD} - V_{OH} Vs. I_{OH} (high drive strength) (V_{DD} = 5 V)




Figure 4. Typical V_{DD} - V_{OH} Vs. I_{OH} (high drive strength) (V_{DD} = 3 V)




Figure 5. Typical V_{OL} Vs. I_{OL} (standard drive strength) ($V_{DD} = 5 \text{ V}$)

Nonswitching electrical specifications




Figure 6. Typical V_{OL} Vs. I_{OL} (standard drive strength) ($V_{DD} = 3 \text{ V}$)




Figure 7. Typical V_{OL} Vs. I_{OL} (high drive strength) ($V_{DD} = 5 \text{ V}$)




Figure 8. Typical V_{OL} Vs. I_{OL} (high drive strength) ($V_{DD} = 3 \text{ V}$)

4.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Table 4. Supply current characteristics

| Parameter | Symbol | Bus Freq | V _{DD} (V) | Typical ¹ | Max | Unit | Temp |
|---|------------------|----------|---------------------|----------------------|-----|------|---------------|
| Run supply current FEI | RI _{DD} | 20 MHz | 5 | 6.7 | _ | mA | –40 to 125 °C |
| mode, all modules clocks enabled; run from flash | | 10 MHz | | 4.5 | _ | | |
| chabled, full from flash | | 1 MHz | | 1.5 | _ | | |
| | | 20 MHz | 3 | 6.6 | _ | | |
| | | 10 MHz | | 4.4 | _ | | |
| | | 1 MHz | | 1.45 | _ | | |
| Run supply current FEI | RI _{DD} | 20 MHz | 5 | 5.3 | _ | mA | –40 to 125 °C |
| mode, all modules clocks disabled; run from flash | | 10 MHz | | 3.7 | _ | | |
| disabled, full from flash | | 1 MHz | | 1.5 | _ | | |
| | | 20 MHz | 3 | 5.3 | _ | | |
| | | 10 MHz | | 3.7 | _ | | |
| | | 1 MHz | | 1.4 | _ | | |

Table continues on the next page...

4.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation play a significant role in EMC performance. The system designer must consult the following NXP applications notes, available on **nxp.com** for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

4.2 Switching specifications

4.2.1 Control timing

Table 5. Control timing

| Num | Rating | Rating | | Min | Typical ¹ | Max | Unit |
|-----|--|--------------------------------|---------------------|----------------------|----------------------|------|------|
| 1 | System and core clock | | f _{Sys} | DC | _ | 40 | MHz |
| 2 | Bus frequency (t _{cyc} = 1/f _{Bus}) | | f _{Bus} | DC | _ | 20 | MHz |
| 3 | Internal low power oscillator t | requency | f _{LPO} | 0.67 | 1.0 | 1.25 | KHz |
| 4 | External reset pulse width ² | | t _{extrst} | 1.5 × | _ | _ | ns |
| | | | | t _{cyc} | | | |
| 5 | Reset low drive | | t _{rstdrv} | $34 \times t_{cyc}$ | _ | _ | ns |
| 6 | IRQ pulse width | Asynchronous path ² | t _{ILIH} | 100 | _ | _ | ns |
| | | Synchronous path ³ | t _{IHIL} | $1.5 \times t_{cyc}$ | _ | _ | ns |
| 7 | Keyboard interrupt pulse | Asynchronous path ² | t _{ILIH} | 100 | _ | _ | ns |
| | width | Synchronous path | t _{IHIL} | $1.5 \times t_{cyc}$ | _ | _ | ns |
| 8 | Port rise and fall time - | _ | t _{Rise} | _ | 10.2 | _ | ns |
| | Normal drive strength (load = 50 pF) ⁴ | | t _{Fall} | _ | 9.5 | _ | ns |
| | Port rise and fall time - high | _ | t _{Rise} | _ | 5.4 | _ | ns |
| | drive strength (load = 50 pF) ⁴ | | t _{Fall} | _ | 4.6 | _ | ns |

Switching specifications

- Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.
- This is the shortest pulse that is guaranteed to be recognized as a RESET pin request.
- 3. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 4. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 125 °C.




Figure 10. KBIPx timing

4.2.2 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

| Function | Symbol | Min | Max | Unit |
|---------------------------|-------------------|-----|---------------------|------------------|
| External clock frequency | f _{TCLK} | 0 | f _{Bus} /4 | Hz |
| External clock period | t _{TCLK} | 4 | _ | t _{cyc} |
| External clock high time | t _{clkh} | 1.5 | _ | t _{cyc} |
| External clock low time | t _{clkl} | 1.5 | _ | t _{cyc} |
| Input capture pulse width | t _{ICPW} | 1.5 | _ | t _{cyc} |

Table 6. FTM input timing




Figure 11. Timer external clock




Figure 12. Timer input capture pulse

4.3 Thermal specifications

4.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

| Board type | Symbol | Description | 64 LQFP | 32 LQFP | Unit | Notes |
|-------------------|-------------------|---|---------|---------|------|-------|
| Single-layer (1S) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (natural convection) | 71 | 86 | °C/W | 1, 2 |
| Four-layer (2s2p) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (natural convection) | 53 | 57 | °C/W | 1, 3 |
| Single-layer (1S) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed) | 59 | 72 | °C/W | 1, 3 |
| Four-layer (2s2p) | R _{θJMA} | Thermal resistance, junction to ambient (200 ft./min. air speed) | 46 | 51 | °C/W | 1, 3 |
| _ | $R_{\theta JB}$ | Thermal resistance, junction to board | 35 | 33 | °C/W | 4 |
| _ | R _{0JC} | Thermal resistance, junction to case | 20 | 24 | °C/W | 5 |
| _ | $\Psi_{ m JT}$ | Thermal characterization parameter, junction to package top outside center (natural convection) | 5 | 6 | °C/W | 6 |

Table 7. Thermal attributes

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.

KEA64 Sub-Family Data Sheet, Rev. 5, 05/2016

Peripheral operating requirements and behaviors

- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA})$$

Where:

 $T_A = Ambient temperature, °C$

 θ_{IA} = Package thermal resistance, junction-to-ambient, °C/W

$$P_D = P_{int} + P_{I/O}$$

 $P_{int} = I_{DD} \times V_{DD}$, Watts - chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins - user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273 \, ^{\circ}C)$$

Solving the equations above for K gives:

$$K = P_D \times (T_A + 273 \text{ }^{\circ}C) + \theta_{IA} \times (P_D)^2$$

where K is a constant pertaining to the particular part. K can be determined by measuring P_D (at equilibrium) for an known T_A . Using this value of K, the values of P_D and P_D and P_D and P_D are obtained by solving the above equations iteratively for any value of P_D .

5 Peripheral operating requirements and behaviors

5.1 Core modules

5.1.1 SWD electricals

Table 8. SWD full voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
|--------|--------------------------------|------|------|------|
| | Operating voltage | 2.7 | 5.5 | V |
| J1 | SWD_CLK frequency of operation | | | |

Table continues on the next page...

Table 8. SWD full voltage range electricals (continued)

| Symbol | Description | Min. | Max. | Unit |
|--------|---|------|------|------|
| | Serial wire debug | 0 | 20 | MHz |
| J2 | SWD_CLK cycle period | 1/J1 | _ | ns |
| J3 | SWD_CLK clock pulse width | | | |
| | Serial wire debug | 20 | _ | ns |
| J4 | SWD_CLK rise and fall times | _ | 3 | ns |
| J9 | SWD_DIO input data setup time to SWD_CLK rise | 10 | _ | ns |
| J10 | SWD_DIO input data hold time after SWD_CLK rise | 3 | _ | ns |
| J11 | SWD_CLK high to SWD_DIO data valid | _ | 35 | ns |
| J12 | SWD_CLK high to SWD_DIO high-Z | 5 | _ | ns |




Figure 13. Serial wire clock input timing




Figure 14. Serial wire data timing

5.2 External oscillator (OSC) and ICS characteristics

Table 9. OSC and ICS specifications (temperature range = -40 to 125 °C ambient)

| Num | Characteristic | | Symbol | Min | Typical ¹ | Max | Unit |
|-----|--|---|----------------------|-------|-----------------------|---------|------|
| 1 | Crystal or | Low range (RANGE = 0) | f _{lo} | 31.25 | 32.768 | 39.0625 | kHz |
| | resonator frequency | High range (RANGE = 1) | f _{hi} | 4 | _ | 20 | MHz |
| 2 | Lo | oad capacitors | C1, C2 | | See Note ² | | |
| 3 | Feedback resistor | Low Frequency, Low-Power Mode ³ | R _F | _ | _ | _ | ΜΩ |
| | | Low Frequency, High-Gain Mode | | _ | 10 | _ | ΜΩ |
| | | High Frequency, Low-Power Mode | | _ | 1 | _ | ΜΩ |
| | | High Frequency, High-Gain Mode | | _ | 1 | _ | ΜΩ |
| 4 | Series resistor - | Low-Power Mode ³ | R _S | _ | 0 | _ | kΩ |
| | Low Frequency | High-Gain Mode | | _ | 200 | _ | kΩ |
| 5 | Series resistor - High Frequency | Low-Power Mode ³ | R _S | _ | 0 | _ | kΩ |
| | Series resistor - | 4 MHz | | _ | 0 | _ | kΩ |
| | High Frequency, High-Gain Mode | 8 MHz | | _ | 0 | _ | kΩ |
| | riigii-Gaiii wode | 16 MHz | | _ | 0 | _ | kΩ |
| 6 | Crystal start-up | Low range, low power | t _{CSTL} | _ | 1000 | _ | ms |
| | time low range = 32.768 kHz | Low range, high gain | | _ | 800 | _ | ms |
| | crystal; High | High range, low power | t _{CSTH} | _ | 3 | _ | ms |
| | range = 20 MHz crystal ^{4,5} | High range, high gain | | _ | 1.5 | _ | ms |
| 7 | Internal r | eference start-up time | t _{IRST} | _ | 20 | 50 | μs |
| 8 | Internal reference | ce clock (IRC) frequency trim range | f _{int_t} | 31.25 | _ | 39.0625 | kHz |
| 9 | Internal reference clock frequency, factory trimmed | T = 125 °C, V _{DD} = 5 V | f _{int_ft} | _ | 31.25 | _ | kHz |
| 10 | DCO output frequency range | FLL reference = fint_t, flo, or fhi/RDIV | f _{dco} | _ | _ | _ | MHz |
| 11 | Factory trimmed internal oscillator accuracy | T = 125 °C, V _{DD} = 5 V | Δf _{int_ft} | -0.8 | _ | 0.8 | % |
| 12 | Deviation of IRC over temperature when trimmed at T = 25 °C, V _{DD} = 5 V | Over temperature range from -40 °C to 125°C | Δf_{int_t} | -1 | _ | 0.8 | % |

Table continues on the next page...

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

5.4 Analog

5.4.1 ADC characteristics

Table 11. 5 V 12-bit ADC operating conditions

| Characteri stic | Conditions | Symbol | Min | Typ ¹ | Max | Unit | Comment |
|----------------------------------|---|-------------------|-------------------|------------------|-------------------|------|-----------------|
| Supply | Absolute | V_{DDA} | 2.7 | _ | 5.5 | V | _ |
| voltage | Delta to V _{DD} (V _{DD} -V _{DDA}) | ΔV_{DDA} | -100 | 0 | +100 | mV | _ |
| Ground voltage | Delta to V _{SS} (V _{SS} -V _{SSA}) | ΔV _{SSA} | -100 | 0 | +100 | mV | _ |
| Input voltage | | V _{ADIN} | V _{REFL} | _ | V _{REFH} | V | _ |
| Input capacitance | | C _{ADIN} | _ | 4.5 | 5.5 | pF | _ |
| Input resistance | | R _{ADIN} | _ | 3 | 5 | kΩ | _ |
| Analog source | 12-bit mode • f _{ADCK} > 4 MHz | R _{AS} | | _ | 2 | kΩ | External to MCU |
| resistance | • f _{ADCK} < 4 MHz | | _ | _ | 5 | | |
| | 10-bit modef_{ADCK} > 4 MHz | | _ | _ | 5 | | |
| | • f _{ADCK} < 4 MHz | | _ | _ | 10 | | |
| | 8-bit mode | | _ | _ | 10 | | |
| | (all valid f _{ADCK}) | | | | | | |
| ADC | High speed (ADLPC=0) | f _{ADCK} | 0.4 | _ | 8.0 | MHz | _ |
| conversion clock frequency | Low power (ADLPC=1) | | 0.4 | _ | 4.0 | | |

^{1.} Typical values assume V_{DDA} = 5.0 V, Temp = 25°C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

Table 12. 12-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

| Characteristic | Conditions | Symbol | Min | Typ ¹ | Max | Unit |
|---|---------------------------|---------------------|------|-----------------------------------|-------|------------------|
| | Low power (ADLPC = 1) | | 1.25 | 2 | 3.3 | |
| Conversion time (including sample time) | Short sample (ADLSMP = 0) | t _{ADC} | _ | 20 | _ | ADCK cycles |
| | Long sample (ADLSMP = 1) | | _ | 40 | _ | |
| Sample time | Short sample (ADLSMP = 0) | t _{ADS} | _ | 3.5 | _ | ADCK cycles |
| | Long sample (ADLSMP = 1) | | _ | 23.5 | _ | |
| Total unadjusted Error ² | 12-bit mode | E _{TUE} | _ | ±5.0 | _ | LSB ³ |
| | 10-bit mode | | _ | ±1.5 | ±2.0 | |
| | 8-bit mode | | _ | ±0.7 | ±1.0 | |
| Differential Non- | 12-bit mode | DNL | _ | ±1.0 | _ | LSB ³ |
| Liniarity | 10-bit mode ⁴ | | _ | ±0.25 | ±0.5 | |
| | 8-bit mode ⁴ | | _ | ±0.15 | ±0.25 | |
| Integral Non-Linearity | 12-bit mode | INL | _ | ±1.0 | _ | LSB ³ |
| | 10-bit mode | 1 | _ | ±0.3 | ±0.5 | |
| | 8-bit mode | | _ | ±0.15 | ±0.25 | |
| Zero-scale error ⁵ | 12-bit mode | E _{ZS} | _ | ±2.0 | _ | LSB ³ |
| | 10-bit mode | | _ | ±0.25 | ±1.0 | |
| | 8-bit mode | | _ | ±0.65 | ±1.0 | |
| Full-scale error ⁶ | 12-bit mode | E _{FS} | _ | ±2.5 | _ | LSB ³ |
| | 10-bit mode | | _ | ±0.5 | ±1.0 | |
| | 8-bit mode | | _ | ±0.5 | ±1.0 | |
| Quantization error | ≤12 bit modes | EQ | _ | _ | ±0.5 | LSB ³ |
| Input leakage error ⁷ | all modes | E _{IL} | | I _{In} x R _{AS} | • | mV |
| Temp sensor slope | -40 °C–25 °C | m | _ | 3.266 | _ | mV/°C |
| | 25 °C–125 °C | | _ | 3.638 | _ | |
| Temp sensor voltage | 25 °C | V _{TEMP25} | _ | 1.396 | _ | V |
| | - | | | | | |

^{1.} Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} =1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

^{2.} Includes quantization

^{3. 1} LSB = $(\dot{V}_{REFH} - V_{REFL})/2^N$

^{4.} Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes


^{5.} $V_{ADIN} = V_{SSA}$

^{6.} $V_{ADIN} = V_{DDA}$

^{7.} I_{In} = leakage current (refer to DC characteristics)


Table 14. SPI master mode timing (continued)

| Nu m. | Symbol | Description | Min. | Max. | Unit | Comment |
|----------|-----------------|------------------|------|-----------------------|------|---------|
| 10 | t _{RI} | Rise time input | _ | t _{Bus} – 25 | ns | _ |
| | t _{FI} | Fall time input | | | | |
| 11 | t _{RO} | Rise time output | _ | 25 | ns | _ |
| | t _{FO} | Fall time output | | | | |



- 1. If configured as an output.
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 17. SPI master mode timing (CPHA=0)



- 1.If configured as output
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=1)

KEA64 Sub-Family Data Sheet, Rev. 5, 05/2016

Table 15. SPI slave mode timing

| Nu m. | Symbol | Description | Min. | Max. | Unit | Comment |
|----------|--------------------|--------------------------------|-----------------------|-----------------------|------------------|---|
| 1 | f _{op} | Frequency of operation | 0 | f _{Bus} /4 | Hz | f _{Bus} is the bus clock as defined in Control timing. |
| 2 | t _{SPSCK} | SPSCK period | 4 x t _{Bus} | _ | ns | $t_{Bus} = 1/f_{Bus}$ |
| 3 | t _{Lead} | Enable lead time | 1 | _ | t _{Bus} | _ |
| 4 | t _{Lag} | Enable lag time | 1 | _ | t _{Bus} | _ |
| 5 | twspsck | Clock (SPSCK) high or low time | t _{Bus} - 30 | _ | ns | _ |
| 6 | t _{SU} | Data setup time (inputs) | 15 | _ | ns | _ |
| 7 | t _{HI} | Data hold time (inputs) | 25 | _ | ns | _ |
| 8 | t _a | Slave access time | _ | t _{Bus} | ns | Time to data active from high-impedance state |
| 9 | t _{dis} | Slave MISO disable time | _ | t _{Bus} | ns | Hold time to high- impedance state |
| 10 | t _v | Data valid (after SPSCK edge) | _ | 25 | ns | _ |
| 11 | t _{HO} | Data hold time (outputs) | 0 | _ | ns | _ |
| 12 | t _{RI} | Rise time input | _ | t _{Bus} - 25 | ns | _ |
| | t _{Fl} | Fall time input | | | | |
| 13 | t _{RO} | Rise time output | _ | 25 | ns | _ |
| | t _{FO} | Fall time output | | | | |




Figure 19. SPI slave mode timing (CPHA = 0)

KEA64 Sub-Family Data Sheet, Rev. 5, 05/2016

8 Revision History

The following table provides a revision history for this document.

Table 16. Revision History

| Rev. No. | Date | Substantial Changes |
|----------|---------------|--|
| Rev. 1 | 11 March 2014 | Initial Release |
| Rev. 2 | 18 June 2014 | Parameter Classification section is removed. Classification column is removed from all the tables in the document. Supply current characteristics section is updated. |
| Rev. 3 | 18 July 2014 | ESD handling ratings section is updated. Figures in DC characteristics section are updated. Specs updated in following tables: Table 9. Table 4. |
| Rev. 4 | 03 Sept 2014 | Data Sheet type changed to "Technical Data". |
| Rev. 5 | 12 May 2016 | In section: Key features, Changed the number of instances of IIC to 1. |

KEA64 Sub-Family Data Sheet, Rev. 5, 05/2016