



#### Dotaile

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	56800
Core Size	16-Bit
Speed	80MHz
Connectivity	CANbus, EBI/EMI, SCI, SPI
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	120KB (60K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K × 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	160-LQFP
Supplier Device Package	160-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/dsp56f807py80e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 2.2 Power and Ground Signals

#### **Table 2-2 Power Inputs**

No. of Pins	Signal Name	Signal Description		
8	V <sub>DD</sub>	<b>Power</b> —These pins provide power to the internal structures of the chip, and should all be attached to $V_{\mbox{DD}.}$		
3	V <sub>DDA</sub>	<b>Analog Power</b> —These pins is a dedicated power pin for the analog portion of the chip and should be connected to a low noise 3.3V supply.		

### Table 2-3 Grounds

No. of Pins	Signal Name	Signal Description			
9	V <sub>SS</sub>	<b>GND</b> —These pins provide grounding for the internal structures of the chip and should all be attached to $V_{SS}$ .			
3	V <sub>SSA</sub>	Analog Ground—This pin supplies an analog ground.			
1	TCS	<b>TCS</b> —This Schmitt pin is reserved for factory use and must be tied to $V_{SS}$ for normal use. In block diagrams, this pin is considered an additional $V_{SS}$ .			

## Table 2-4 Supply Capacitors and VPP

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
2	VCAPC	Supply	Supply	<b>VCAPC</b> —Connect each pin to a 2.2uF or greater bypass capacitor in order to bypass the core logic voltage regulator (required for proper chip operation). For more information, please refer to <b>Section 5.2</b>
2	VPP	Input	Input	<b>VPP</b> —This pin should be left unconnected as an open circuit for normal functionality.



#### No. of State During Signal Signal **Signal Description** Pins Name Туре Reset 16 D0-D15 Input/O Tri-stated Data Bus-D0-D15 specify the data for external program or data utput memory accesses. D0–D15 are tri-stated when the external bus is inactive. Internal pullups may be active.

### Table 2-7 Data Bus Signals

## Table 2-8 Bus Control Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description	
1	PS	Output	Tri-stated	<b>Program Memory Select</b> —PS is asserted low for external program memory access.	
1	DS	Output	Tri-stated	<b>Data Memory Select</b> — $\overline{\text{DS}}$ is asserted low for external data memory access.	
1	WR	Output	Tri-stated	<b>Write Enable</b> — $\overline{WR}$ is asserted during external memory write cycles. When $\overline{WR}$ is asserted low, pins D0–D15 become outputs and the device puts data on the bus. When $\overline{WR}$ is deasserted high, the external data is latched inside the external device. When $\overline{WR}$ is asserted, it qualifies the A0–A15, PS, and DS pins. WR can be connected directly to the WE pin of a Static RAM.	
1	RD	Output	Tri-stated	<b>Read Enable</b> —RD is asserted during external memory read cycles. When RD is asserted low, pins D0–D15 become inputs and an external device is enabled onto the device's data bus. When RD is deasserted high, the external data is latched inside the device. When RD is asserted, it qualifies the A0–A15, PS, and DS pins. RD can be connected directly to the OE pin of a Static RAM or ROM.	

## 2.5 Interrupt and Program Control Signals

### Table 2-9 Interrupt and Program Control Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description	
1	IRQA	Input (Schmitt)	Input	<b>External Interrupt Request A</b> —The IRQA input is a synchronized external interrupt request that indicates that an external device is requesting service. It can be programmed to be level-sensitive or negative-edge-triggered.	
1	IRQB	Input (Schmitt)	Input	<b>External Interrupt Request B</b> —The IRQB input is an external interrupt request that indicates that an external device is requesting service. It can be programmed to be level-sensitive or negative-edge-triggered.	



No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description	
1	RSTO	Output	Output	<b>Reset Output</b> —This output reflects the internal reset state of the chip.	
1	RESET	Input (Schmitt)	Input	ResetThis input is a direct hardware reset on the processor. When RESET is asserted low, the device is initialized and placed in the Reset state. A Schmitt trigger input is used for noise immunity. When the RESET pin is deasserted, the initial chip operating mode is latched from the EXTBOOT pin. The internal reset signal will be deasserted synchronous with the internal clocks, after a fixed number of internal clocks.To ensure complete hardware reset, RESET and TRST should be asserted together. The only exception occurs in a debugging environment when a hardware device reset is required and it is necessary not to reset the OnCE/JTAG module. In this case, assert RESET, but do not assert TRST.	
1	EXTBOOT	Input (Schmitt)	Input	<b>External Boot</b> —This input is tied to V <sub>DD</sub> to force device to boot from off-chip memory. Otherwise, it is tied to VSS.	

### Table 2-9 Interrupt and Program Control Signals (Continued)

# 2.6 GPIO Signals

### Table 2-10 Dedicated General Purpose Input/Output (GPIO) Signals

No.of Pins	Signal Name	Signal Type	State During Reset	Signal Description
8	GPIOB0- GPIOB7	Input or Output	Input	<b>Port B GPIO</b> —These eight pins are dedicated General Purpose I/O (GPIO) pins that can individually be programmed as input or output pins. After reset, the default state is GPIO input.
6	GPIOD0- GPIOD5	Input or Output	Input	<b>Port D GPIO</b> —These six pins are dedicated GPIO pins that can individually be programmed as an input or output pins. After reset, the default state is GPIO input.



# 2.8 Serial Peripheral Interface (SPI) Signals

NM

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description	
1	MISO	Input/ Output	Input	<b>SPI Master In/Slave Out (MISO)</b> —This serial data pin is an input to a master device and an output from a slave device. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.	
	GPIOE6	Input/Outp ut	Input	<b>Port E GPIO</b> —This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.	
	MOOL	line on each (	la a st		
1	MOSI	Input/ Output	Input	a master device and an input to a slave device. The master device places data on the MOSI line a half-cycle before the clock edge that the slave device uses to latch the data.	
	GPIOE5	Input/Outp ut	Input	<b>Port E GPIO</b> —This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.	
				After reset, the default state is MOSI.	
1	SCLK	Input/Outp ut	Input	SPI Serial Clock—In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input.	
	GPIOE4	Input/Outp ut	Input	<b>Port E GPIO</b> —This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.	
				After reset, the default state is SCLK.	
1	SS	Input	Input	SPI Slave Select—In master mode, this pin is used to arbitrate multiple masters. In slave mode, this pin is used to select the slave.	
	GPIOE7	Input/Outp ut	Input	<b>Port E GPIO</b> —This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.	
				After reset, the default state is $\overline{SS}$ .	

Table 2-12 Serial Peripheral Interface (SPI) Signals



# 2.14 JTAG/OnCE

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description	
1	тск	Input (Schmitt)	Input, pulled low internally	<b>Test Clock Input</b> —This input pin provides a gated clock to synchronize the test logic and shift serial data to the JTAG/OnCE port. The pin is connected internally to a pull-down resistor.	
1	TMS	Input (Schmitt)	Input, pulled high internally	Test Mode Select Input—This input pin is used to sequence the JTAGTAP controller's state machine. It is sampled on the rising edge of TCKand has an on-chip pull-up resistor.Note:Always tie the TMS pin to V <sub>DD</sub> through a 2.2K resistor.	
1	TDI	Input (Schmitt)	Input, pulled high internally	<b>Test Data Input</b> —This input pin provides a serial input data stream to the JTAG/OnCE port. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.	
1	TDO	Output	Tri-stated	<b>Test Data Output</b> —This tri-statable output pin provides a serial output data stream from the JTAG/OnCE port. It is driven in the Shift-IR and Shift-DR controller states, and changes on the falling edge of TCK.	
1	TRST	Input (Schmitt)	Input, pulled high internally	<b>Test Reset</b> —As an input, a low signal on this pin provides a reset signal to the JTAG TAP controller. To ensure complete hardware reset, TRST should be asserted at power-up and whenever RESET is asserted. The only exception occurs in a debugging environment when a hardware device reset is required and <u>it is necessary not to reset the OnCE/JTAG</u> module. In this case, assert RESET, but do not assert TRST. <b>Note:</b> For normal operation, connect TRST directly to V <sub>SS</sub> . If the design is to be used in a debugging environment, TRST may be tied to V <sub>SS</sub> through a 1K resistor.	
1	DE	Output	Output	<b>Debug Event</b> —DE provides a low pulse on recognized debug events.	

## Table 2-19 JTAG/On-Chip Emulation (OnCE) Signals

# **Part 3 Specifications**

# 3.1 General Characteristics

The 56F807 is fabricated in high-density CMOS with 5V-tolerant TTL-compatible digital inputs. The term "5V-tolerant" refers to the capability of an I/O pin, built on a 3.3V compatible process technology, to withstand a voltage up to 5.5V without damaging the device. Many systems have a mixture of devices designed for 3.3V and 5V power supplies. In such systems, a bus may carry both 3.3V and 5V-compatible I/O voltage levels (a standard 3.3V I/O is designed to receive a maximum voltage of  $3.3V \pm 10\%$  during normal operation without causing damage). This 5V-tolerant capability therefore offers the power savings of 3.3V I/O levels while being able to receive 5V levels without being damaged.

Absolute maximum ratings given in **Table 3-1** are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond these ratings may affect device reliability or cause permanent





damage to the device.

The 56F807 DC/AC electrical specifications are preliminary and are from design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after complete characterization and device qualifications have been completed.

#### CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Characteristic	Symbol	Min	Max	Unit
Supply voltage	V <sub>DD</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 4.0	V
All other input voltages, excluding Analog inputs	V <sub>IN</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 5.5V	V
Voltage difference V <sub>DD</sub> to V <sub>DDA</sub>	$\Delta V_{DD}$	- 0.3	0.3	V
Voltage difference $V_{SS}$ to $V_{SSA}$	$\Delta V_{SS}$	- 0.3	0.3	V
Analog inputs, ANA0-7 and VREF	V <sub>IN</sub>	V <sub>SSA</sub> -0.3	V <sub>DDA</sub> + 0.3	V
Analog inputs EXTAL and XTAL	V <sub>IN</sub>	V <sub>SSA</sub> -0.3	V <sub>SSA</sub> + 3.0	V
Current drain per pin excluding $V_{DD}$ , $V_{SS}$ , PWM outputs, TCS, VPP, $V_{DDA}$ , $V_{SSA}$	I	—	10	mA

#### Table 3-1 Absolute Maximum Ratings

Table 3-2 Recommended	<b>Operating</b>	Conditions
-----------------------	------------------	------------

Characteristic	Symbol	Min	Тур	Max	Unit
Supply voltage, digital	V <sub>DD</sub>	3.0	3.3	3.6	V
Supply Voltage, analog	V <sub>DDA</sub>	3.0	3.3	3.6	V
Voltage difference $V_{DD}$ to $V_{DDA}$	$\Delta V_{DD}$	-0.1	-	0.1	V





Figure 3-4 Flash Program Cycle



Figure 3-5 Flash Erase Cycle

56F807 Technical Data Technical Data, Rev. 16





Figure 3-6 Flash Mass Erase Cycle

## 3.4 External Clock Operation

The 56F807 system clock can be derived from an external crystal or an external system clock signal. To generate a reference frequency using the internal oscillator, a reference crystal must be connected between the EXTAL and XTAL pins.

## 3.4.1 Crystal Oscillator

The internal oscillator is also designed to interface with a parallel-resonant crystal resonator in the frequency range specified for the external crystal in **Table 3-9**. In **Figure 3-7** a recommended crystal oscillator circuit is shown. Follow the crystal supplier's recommendations when selecting a crystal, since crystal parameters determine the component values required to provide maximum stability and reliable start-up. The crystal and associated components should be mounted as close as possible to the EXTAL and XTAL pins to minimize output distortion and start-up stabilization time. The internal 56F80x oscillator circuitry is designed to have no external load capacitors present. As shown in **Figure 3-8** no external load capacitors should be used.

The 56F80x components internally are modeled as a parallel resonant oscillator circuit to provide a capacitive load on each of the oscillator pins (XTAL and EXTAL) of 10pF to 13pF over temperature and process variations. Using a typical value of internal capacitance on these pins of 12pF and a value of 3pF



as a typical circuit board trace capacitance the parallel load capacitance presented to the crystal is 9pF as determined by the following equation:

$$CL = \frac{CL1 * CL2}{CL1 + CL2} + Cs = \frac{12 * 12}{12 + 12} + 3 = 6 + 3 = 9pF$$

This is the value load capacitance that should be used when selecting a crystal and determining the actual frequency of operation of the crystal oscillator circuit.



Figure 3-7 Connecting to a Crystal Oscillator

### 3.4.2 Ceramic Resonator

It is also possible to drive the internal oscillator with a ceramic resonator, assuming the overall system design can tolerate the reduced signal integrity. In **Figure 3-8**, a typical ceramic resonator circuit is shown. Refer to supplier's recommendations when selecting a ceramic resonator and associated components. The resonator and components should be mounted as close as possible to the EXTAL and XTAL pins. The internal 56F80x oscillator circuitry is designed to have no external load capacitors present. As shown in **Figure 3-7** no external load capacitors should be used.



Figure 3-8 Connecting a Ceramic Resonator

**Note:** Freescale recommends only two terminal ceramic resonators vs. three terminal resonators (which contain an internal bypass capacitor to ground).



# 3.5 External Bus Asynchronous Timing

 $\label{eq:constraint} \begin{array}{c} \textbf{Table 3-10 External Bus Asynchronous Timing^{1,2}} \\ Operating Conditions: \ v_{SS} = v_{SSA} = 0 \ v, \ v_{DD} = v_{DDA} = 3.0 - 3.6 \ v, \ T_A = -40^\circ \ to \ +85^\circ C, \ C_L \leq 50 pF, \ f_{op} = 80 MHz \end{array}$ 

Characteristic	Symbol	Min	Мах	Unit
Address Valid to WR Asserted	t <sub>AWR</sub>	6.5	_	ns
WR Width Asserted Wait states = 0 Wait states > 0	t <sub>WR</sub>	7.5 (T*WS)+7.5		ns ns
WR Asserted to D0–D15 Out Valid	t <sub>WRD</sub>	_	T + 4.2	ns
Data Out Hold Time from WR Deasserted	t <sub>DOH</sub>	4.8	—	ns
Data Out Set Up Time to $\overline{WR}$ Deasserted Wait states = 0 Wait states > 0	t <sub>DOS</sub>	2.2 (T*WS)+6.4		ns ns
RD Deasserted to Address Not Valid	t <sub>RDA</sub>	0	_	ns
Address Valid to RD Deasserted Wait states = 0 Wait states > 0	t <sub>ARDD</sub>	18.7 (T*WS) + 18.7	_	ns ns
Input Data Hold to RD Deasserted	t <sub>DRD</sub>	0	—	ns
RDAssertion WidthWait states = 0Wait states > 0	t <sub>RD</sub>	19 (T*WS)+19		ns ns
Address Valid to Input Data Valid Wait states = 0 Wait states > 0	t <sub>AD</sub>		1 (T*WS)+1	ns ns
Address Valid to $\overline{RD}$ Asserted	t <sub>ARDA</sub>	-4.4	—	ns
RD Asserted to Input Data Valid Wait states = 0 Wait states > 0	t <sub>RDD</sub>	—	2.4 (T*WS) + 2.4	ns ns
WR Deasserted to RD Asserted	t <sub>WRRD</sub>	6.8	—	ns
RD Deasserted to RD Asserted	t <sub>RDRD</sub>	0	_	ns
WR Deasserted to WR Asserted	t <sub>WRWR</sub>	14.1	_	ns
RD Deasserted to WR Asserted	t <sub>RDWR</sub>	12.8	_	ns





Figure 3-12 Asynchronous Reset Timing



Figure 3-13 External Interrupt Timing (Negative-Edge-Sensitive)



Figure 3-14 External Level-Sensitive Interrupt Timing







Figure 3-15 Interrupt from Wait State Timing



Figure 3-16 Recovery from Stop State Using Asynchronous Interrupt Timing



Figure 3-17 Recovery from Stop State Using IRQA Interrupt Service



Figure 3-18 Reset Output Timing



# 3.7 Serial Peripheral Interface (SPI) Timing

 $\label{eq:conditions} \begin{array}{c} \textbf{Table 3-12 SPI Timing^1} \\ \textbf{Operating Conditions: } V_{SS} = V_{SSA} = 0 \ \text{V}, \ V_{DD} = V_{DDA} = 3.0 - 3.6 \ \text{V}, \ T_A = -40^\circ \ \text{to} \ +85^\circ \text{C}, \ C_L \leq 50 \text{pF}, \ f_{OP} = 80 \text{MHz} \end{array}$ 

Characteristic	Symbol	Min	Max	Unit	See Figure
Cycle time Master Slave	t <sub>C</sub>	50 25		ns ns	3-19-3-22
Enable lead time Master Slave	t <sub>ELD</sub>	 25		ns ns	3-22
Enable lag time Master Slave	t <sub>ELG</sub>	 100	_	ns ns	3-22
Clock (SCK) high time Master Slave	t <sub>CH</sub>	17.6 12.5	_	ns ns	3-19, 3-20, 3-21, 3-22
Clock (SCK) low time Master Slave	t <sub>CL</sub>	24.1 25		ns ns	3-22
Data set-up time required for inputs Master Slave	t <sub>DS</sub>	20 0	_	ns ns	3-19, 3-20, 3-21, 3-22
Data hold time required for inputs Master Slave	t <sub>DH</sub>	0 2	_	ns ns	3-19, 3-20, 3-21, 3-22
Access time (time to data active from high-impedance state) Slave	t <sub>A</sub>	4.8	15	ns	3-22
Disable time (hold time to high-impedance state) Slave	t <sub>D</sub>	3.7	15.2	ns	3-22
Data Valid for outputs Master Slave (after enable edge)	t <sub>DV</sub>		4.5 20.4	ns ns	3-19, 3-20, 3-21, 3-22
Data invalid Master Slave	t <sub>DI</sub>	0 0		ns ns	3-19, 3-20, 3-21, 3-22
Rise time Master Slave	t <sub>R</sub>		11.5 10.0	ns ns	3-19, 3-20, 3-21, 3-22
Fall time Master Slave	t <sub>F</sub>		9.7 9.0	ns ns	3-19, 3-20, 3-21, 3-22

1. Parameters listed are guaranteed by design.









Figure 3-22 SPI Slave Timing (CPHA = 1)





- 1. Parasitic capacitance due to package, pin to pin, and pin to package base coupling. (1.8pf)
- 2. Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing. (2.04pf)
- 3. Equivalent resistance for the ESD isolation resistor and the channel select mux. (500 ohms)

4. Sampling capacitor at the sample and hold circuit. Capacitor 4 is normally disconnected from the input and is only connected to it at sampling time. (1pf)

### Figure 3-27 Equivalent Analog Input Circuit

## 3.12 Controller Area Network (CAN) Timing

 $\label{eq:conditions: V_SS} \begin{array}{c} \textbf{Table 3-17 CAN Timing^2} \\ \text{Operating Conditions: } V_{SS} = V_{SSA} = 0 \text{ V}, \text{ } V_{DD} = V_{DDA} = 3.0 - 3.6 \text{ V}, \text{ } T_A = -40^\circ \text{ to } +85^\circ \text{C}, \text{ } C_L \leq 50 \text{pF}, \text{ } \text{MSCAN Clock} = 30 \text{MHz} \end{array}$ 

Characteristic	Symbol	Min	Мах	Unit
Baud Rate	BR <sub>CAN</sub>	_	1	Mbps
Bus Wakeup detection <sup>1</sup>	T <sub>WAKEUP</sub>	5		μs

1. If Wakeup glitch filter is enabled during the design initialization and also CAN is put into SLEEP mode then, any bus event (on MSCAN\_RX pin) whose duration is less than 5 microseconds is filtered away. However, a valid CAN bus wakeup detection takes place for a wakeup pulse equal to or greater than 5 microseconds. The number 5 microseconds originates from the fact that the CAN wakeup message consists of 5 dominant bits at the highest possible baud rate of 1Mbps.

2. Parameters listed are guaranteed by design



Figure 3-28 Bus Wakeup Detection







Figure 3-30 Test Access Port Timing Diagram







Figure 3-32 OnCE—Debug Event





- b→ - b→ - (b)→

SECTION G-G

NOTES:

- DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- DATUMS A, B, AND D TO BE DETERMINED WHERE THE LEADS EXIT THE PLASTIC BODY AT DATUM PLANE H.
- A. DATOR TEANETT.

   DIMENSIONS DI AND EI DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PER SIDE.
   DIMENSIONS DI AND EI ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- INCLUDING MOLD MISMATCH. 5. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM & DIMENSION BY MORE THAN 0.08mm. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN A PROTRUSION AND AN ADJACENT LEAD IS 0.07mm. EXACT SHAPE OF CORNERS MAY VARY.

	MILLIMETERS					
DIM	MIN	MAX				
Α		1.60				
A1	0.05	0.15				
A2	1.35	1.45				
b	0.17	0.27				
b1	0.17	0.23				
с	0.09	0.20				
c1	0.09	0.16				
D	26.00	BSC				
D1	24.00	BSC				
e	0.50 BSC					
E	26.00 BSC					
E1	24.00 BSC					
L	0.45	0.75				
L1	1.00	REF				
R1	0.08					
R2	0.08	0.20				
S	0.20					
θ	00	7°				
θ1	0°					
θ2	11 °	13°				
θ3	11 °	13°				

CASE 1259-01 ISSUE O

#### Figure 4-2 160-pin LQFP Mechanical Information

Please see www.freescale.com for the most current case outline.



Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
31	D8	71	FAULTB0	111	V <sub>DDA</sub>	151	PHA1
32	D9	72	FAULTB1	112	V <sub>SSA</sub>	152	PHB1
33	D10	73	FAULTB2	113	ANB0	153	V <sub>DD</sub>
34	V <sub>DD</sub>	74	FAULTB3	114	ANB1	154	INDEX1
35	D11	75	PWMA0	115	ANB2	155	HOME1
36	D12	76	$V_{SS}$	116	ANB3	156	VPP
37	D13	77	PWMA1	117	ANB4	157	V <sub>SS</sub>
38	D14	78	PWMA2	118	ANB5	158	CLKO
39	D15	79	PWMA3	119	ANB6	159	TXD0
40	GPIOB0	80	PWMA4	120	ANB7	160	RXD0

## Table 4-1 56F807 LQFP Package Pin Identification by Pin Number (Continued)





#### CASE 1268-01 ISSUE O

### Figure 4-3 160 MAPBGA Mechanical Information

Please see **www.freescale.com** for the most current case outline.



- Measure the thermal resistance from the junction to where the leads are attached to the case. This definition is approximately equal to a junction to board thermal resistance.
- Use the value obtained by the equation  $(T_J T_T)/P_D$  where  $T_T$  is the temperature of the package case determined by a thermocouple.

The thermal characterization parameter is measured per JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back-calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

## 5.2 Electrical Design Considerations

### CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Use the following list of considerations to assure correct operation:

- Provide a low-impedance path from the board power supply to each  $V_{DD}$  pin on the controller, and from the board ground to each  $V_{SS}$  pin.
- The minimum bypass requirement is to place 0.1  $\mu$ F capacitors positioned as close as possible to the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the V<sub>DD</sub>/V<sub>SS</sub> pairs, including V<sub>DDA</sub>/V<sub>SSA</sub>. Ceramic and tantalum capacitors tend to provide better performance tolerances.