



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 8x10b; D/A 1x5b, 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-VQFN Exposed Pad
Supplier Device Package	16-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1764t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1 Register and Bit Naming Conventions

1.1.1 REGISTER NAMES

When there are multiple instances of the same peripheral in a device, the peripheral control registers will be depicted as the concatenation of a peripheral identifier, peripheral instance and control identifier. The control registers section will show just one instance of all the register names with an 'x' in the place of the peripheral instance number. This naming convention may also be applied to peripherals when there is only one instance of that peripheral in the device to maintain compatibility with other devices in the family that contain more than one.

1.1.2 BIT NAMES

There are two variants for bit names:

- Short name: Bit function abbreviation
- Long name: Peripheral abbreviation + short name

1.1.2.1 Short Bit Names

Short bit names are an abbreviation for the bit function. For example, some peripherals are enabled with the EN bit. The bit names shown in the registers are the short name variant.

Short bit names are useful when accessing bits in C programs. The general format for accessing bits by the short name is *RegisterName*bits.*ShortName*. For example, the enable bit, EN, in the COG1CON0 register can be set in C programs with the instruction COG1CON0bits.EN = 1.

Short names are generally not useful in assembly programs because the same name may be used by different peripherals in different bit positions. When this occurs, during the include file generation, all instances of that short bit name are appended with an underscore plus the name of the register in which the bit resides to avoid naming contentions.

1.1.2.2 Long Bit Names

Long bit names are constructed by adding a peripheral abbreviation prefix to the short name. The prefix is unique to the peripheral thereby making every long bit name unique. The long bit name for the COG1 enable bit is the COG1 prefix, G1, appended with the enable bit short name, EN, resulting in the unique bit name G1EN.

Long bit names are useful in both C and assembly programs. For example, in C the COG1CON0 enable bit can be set with the G1EN = 1 instruction. In assembly, this bit can be set with the BSF COG1CON0, G1EN instruction.

1.1.2.3 Bit Fields

Bit fields are two or more adjacent bits in the same register. Bit fields adhere only to the short bit naming convention. For example, the three Least Significant bits of the COG1CON0 register contain the mode control bits. The short name for this field is MD. There is no long bit name variant. Bit field access is only possible in C programs. The following example demonstrates a C program instruction for setting the COG1 to the Push-Pull mode:

COG1CONObits.MD = 0x5;

Individual bits in a bit field can also be accessed with long and short bit names. Each bit is the field name appended with the number of the bit position within the field. For example, the Most Significant mode bit has the short bit name MD2, and the long bit name is G1MD2. The following two examples demonstrate assembly program sequences for setting the COG1 to Push-Pull mode:

Example 1:

MOVLW ~(1<<G1MD1) ANDWF COG1CON0,F MOVLW 1<<G1MD2 | 1<<G1MD0 IORWF COG1CON0,F

Example 2:

BSF	COG1CON0,G1MD2
BCF	COG1CON0,G1MD1
BSF	COG1CON0,G1MD0

1.1.3 REGISTER AND BIT NAMING EXCEPTIONS

1.1.3.1 Status, Interrupt and Mirror Bits

Status, interrupt enables, interrupt flags and mirror bits are contained in registers that span more than one peripheral. In these cases, the bit name shown is unique, so there is no prefix or short name variant.

1.1.3.2 Legacy Peripherals

There are some peripherals that do not strictly adhere to these naming conventions. Peripherals that have existed for many years and are present in almost every device are the exceptions. These exceptions were necessary to limit the adverse impact of the new conventions on legacy code. Peripherals that do adhere to the new convention will include a table in the registers section indicating the long name prefix for each peripheral instance. Peripherals that fall into the exception category will not have this table. These peripherals include, but are not limited to, the following:

- EUSART
- MSSP

TABLE 3-16: SPECIAL FUNCTION REGISTER SUMMARY

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other Resets
Bank	(0	1			1			1			1
00Ch	PORTA	_	_			RA<5:0)>			xx xxxx	uu uuuu
00Dh	PORTB ⁽²⁾		F	RB<7:4>		_	_	_	_	xxxx	uuuu
00Eh	PORTC	RC<	7:6> ⁽²⁾			RC<5:0)>	•		XXXX XXXX	uuuu uuuu
00Fh	_	Unimplemer	nted					_	_		
010h	_	Unimplemer	nted							_	_
011h	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
012h	PIR2	OSFIF	C2IF	C1IF	_	BCL1IF	C4IF ⁽²⁾	C3IF ⁽²⁾	CCP2IF ⁽²⁾	000- 0000	000- 0000
013h	PIR3	PWM6IF ⁽²⁾	PWM5IF	COG1IF	ZCDIF	COG2IF ⁽²⁾	CLC3IF	CLC2IF	CLC1IF	0000 0000	0000 0000
014h	PIR4	_	_	TMR5GIF	TMR5IF	TMR3GIF	TMR3IF	TMR6IF	TRM4IF	00 0000	00 0000
015h	TMR0	Timer0 Mod	ule Register							0000 0000	0000 0000
016h	TMR1L			east Significant B	vte of the 16-Bit	TMR1 Register	r			XXXX XXXX	uuuu uuuu
017h	TMR1H		-	lost Significant By	-					XXXX XXXX	uuuu uuuu
018h	T1CON		<1:0>	CKPS		OSCEN	SYNC	_	ON	0000 00-0	uuuu uu-u
019h	T1GCON	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL	000	6<1:0>		
		-				GGO/DONE	GVAL	633	>1.0>	00x0 0000	uuuu uxuu 0000 0000
01Ah	T2TMR		ting Register for the 8-Bit TMR2 Register					0000 0000			
01Bh	T2PR	TMR2 Perio	a Register				OUTO	0.00		1111 1111	1111 1111
01Ch	T2CON	ON	01/201	CKPS<2:0>				S<3:0>		0000 0000	0000 0000
01Dh	T2HLT	PSYNC	CKPOL	CKPOL CKSYNC MODE<4:0>				0000 0000	0000 0000		
01Eh	T2CLKCON	_			_			<3:0>		0000	0000
01Fh	T2RST	—	—	—	—		RSEL	_<3:0>		0000	0000
Bank						(4)				1	
08Ch	TRISA	—	—	TRISA	<5:4>	(1)		TRISA<2:0>		11 1111	11 1111
08Dh	TRISB ⁽²⁾			ISB<7:4>		—	—	—	—	1111	1111
08Eh	TRISC	TRISC	<7:6> ⁽²⁾			TRISC<	5:0>			1111 1111	1111 1111
08Fh		Unimplemen	nted							_	_
090h		Unimplemen	nted		1	1		1		-	—
091h	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
092h	PIE2	OSFIE	C2IE	C1IE	—	BCL1IE	C4IE ⁽²⁾	C3IE ⁽²⁾	CCP2IE ⁽²⁾	000- 0000	000- 0000
093h	PIE3	PWM6IE ⁽²⁾	PWM5IE	COG1IE	ZCDIE	COG2IE ⁽²⁾	CLC3IE	CLC2IE	CLC1IE	0000 0000	0000 0000
094h	PIE4	—	—	TMR5GIE	TMR5IE	TMR3GIE	TMR3IE	TMR6IE	TRM4IE	00 0000	00 0000
095h	OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		1111 1111	1111 1111
096h	PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	00-1 11qq	qq-q qquu
097h	WDTCON	_	_		W	/DTPS<4:0>		•	SWDTEN	01 0110	01 0110
098h	OSCTUNE	_	_			TUN<5:	0>			00 0000	00 0000
099h	OSCCON	SPLLEN		IRCF	<3:0>		—	SCS	i<1:0>	0011 1-00	0011 1-00
09Ah	OSCSTAT	SOSCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	p0p0 0p00	dddd ddod
09Bh	ADRESL	ADC Result	Register Low			1				XXXX XXXX	uuuu uuuu
09Ch	ADRESH		Register High							XXXX XXXX	uuuu uuuu
09Dh	ADCON0	_	<u> </u>		CHS<4:0>			GO/DONE	ADON	-000 0000	-000 0000
09Eh	ADCON1	ADFM		ADCS<2:0>		_	ADNREF		EF<1:0>	0000 -000	0000 -000
09Fh	ADCON2		L	TRIGSEL<4:0	>					0000 0	0000 0
	d: x = unknown:	L								3000 0 -	

Legend: x = unknown; u = unchanged; q = value depends on condition; - = unimplemented, read as '0'; x = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: Unimplemented, read as '1'.

2: PIC16(L)F1768/9 only.

3: PIC16(L)F1764/5 only.

4: Unimplemented on PIC16LF1764/5/8/9.

PIC16(L)F1764/5/8/9

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other Resets
Bank	k 14										
70Ch	—	Unimpleme	nted							-	_
70Dh	COG2PHR ⁽²⁾	—	—	COG Rising Edg	ge Phase Delay	Count Register				00 0000	00 0000
70Eh	COG2PHF ⁽²⁾	_	_	COG Falling Edg	ge Phase Delay	Count Registe	r			00 0000	00 0000
70Fh	COG2BLKR ⁽²⁾	_	_	COG Rising Edg	ge Blanking Cou	nt Register				00 0000	00 0000
710h	COG2BLKF ⁽²⁾	_	_	COG Falling Edg	ge Blanking Cou	int Register				00 0000	00 0000
711h	COG2DBR ⁽²⁾	_	_	COG Rising Edg	ge Dead-band C	ount Register				00 0000	00 0000
712h	COG2DBF ⁽²⁾	_	_	COG Falling Edg	ge Dead-band C	ount Register				00 0000	00 0000
713h	COG2CON0 ⁽²⁾	EN	LD	_	CS<	1:0>		MD<2:0>		00-0 0000	00-0 0000
714h	COG2CON1(2)	RDBS	FDBS	_	_	POLD	POLC	POLB	POLA	00 0000	00 0000
715h	COG2RIS0 ⁽²⁾				RIS<	7:0>		1	1	0000 0000	0000 0000
716h	COG2RIS1 ⁽²⁾	1			RIS<1	5:8>				0000 0000	0000 0000
717h	COG2RSIM0 ⁽²⁾				RSIM	<7:0>				0000 0000	0000 0000
718h	COG2RSIM1(2)				RSIM<	15:8>				0000 0000	0000 0000
719h	COG2FIS0 ⁽²⁾				FIS<	7:0>				0000 0000	0000 0000
71Ah	COG2FIS1(2)		FIS<15:8>						0000 0000	0000 0000	
71Bh	COG2FSIM0 ⁽²⁾				FSIM	<7:0>				0000 0000	0000 0000
71Ch	COG2FSIM1 ⁽²⁾		FSIM<15:8>						0000 0000	0000 0000	
71Dh	COG2ASD0 ⁽²⁾	ASE	ARSEN	ASDBE)<1:0>	ASDAC	C<1:0>	_	_	0001 01	0001 01
71Eh	COG2ASD1(2)	AS7E	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	0000 0000	0000 0000
71Fh	COG2STR ⁽²⁾	SDATD	SDATC	SDATB	SDATA	STRD	STRC	STRB	STRA	0000 0000	0000 0000
Bank					1			1	1	1	1
78Ch											
 793h	—	Unimpleme	nted							-	—
	DDC1DTCC			I			DTO	2 < 2 . 0 >		0000	0.000
794h	PRG1RTSS			_				6<3:0>		0000	0000
795h	PRG1FTSS	_	_	_	_			6<3:0>		0000	0000
796h	PRG1INS		_			MODE		<3:0>	<u> </u>	0000	0000
797h	PRG1CON0	EN	_	FEDG	REDG	MODE	-	OS	GO	0-00 0000	0-00 0000
798h	PRG1CON1				_	—	RDY	FPOL	RPOL	000	000
799h	PRG1CON2	_	_	-			ISET<4:0>	2 - 2 - 2 - 2		0 0000	0 0000
79Ah	PRG2RTSS ⁽²⁾	_	—	_	_			6<3:0>		0000	0000
79Bh	PRG2FTSS ⁽²⁾	_	—					6<3:0>		0000	0000
79Ch	PRG2INS ⁽²⁾	-	—	-	-			<3:0>		0000	0000
79Dh	PRG2CON0 ⁽²⁾	EN	—	FEDG	REDG	MODE	1	OS	GO	0-00 0000	0-00 0000
79Eh	PRG2CON1 ⁽²⁾	—	—	-	—	—	RDY	FPOL	RPOL	000	000
79Fh	PRG2CON2 ⁽²⁾	-	—	—			ISET<4:0>			0 0000	0 0000

-	-ui	 •	1	~	-

x0Ch/ x8Ch					
-	—	Unimplemented	—	—	
x1Fh/ x9Fh					

 $\label{eq:legend: second} \mbox{Legend: } x \mbox{=} unknown; u \mbox{=} unchanged; q \mbox{=} value depends on condition; - \mbox{=} unimplemented, read as '0'; r \mbox{=} reserved.$ Shaded locations are unimplemented, read as '0'.

Note 1: Unimplemented, read as '1'.

2: PIC16(L)F1768/9 only.

3: PIC16(L)F1764/5 only.

4: Unimplemented on PIC16LF1764/5/8/9.

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u
—	—	LATA<	:5:4> ⁽¹⁾	—		LATA<2:0> ⁽¹⁾	
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	bit				
u = Bit is unch	nanged	x = Bit is unknown U = Unimplemented bit, read as '0'					
'1' = Bit is set		'0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other Re					ther Resets
bit 7-6 Unimplemented: Read as '0'							
bit 5-4	hit 5-4 LATA<5:4>: RA<5:4> Output Latch Value bits ⁽¹⁾						
bit 3	Unimplemented: Read as '0'						

bit 2-0 LATA<2:0>: RA<2:0> Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTA are actually written to the corresponding LATA register. Reads from PORTA are the return of actual I/O pin values.

REGISTER 11-4: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—	—	ANSA4	—		ANSA<2:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-5	Unimplemented: Read as '0'
bit 4	ANSA4: Analog Select Between Analog or Digital Function on RA4 Pin bit
	 1 = Analog input; pin is assigned as an analog input, digital input buffer is disabled⁽¹⁾ 0 = Digital I/O; pin is assigned to port or digital special function
bit 3	Unimplemented: Read as '0'
bit 2-0	ANSA<2:0>: Analog Select Between Analog or Digital Function on RA<2:0> Pins bits
	 1 = Analog input; pin is assigned as an analog input, digital input buffer is disabled⁽¹⁾ 0 = Digital I/O; pin is assigned to port or digital special function

Note 1: When setting a pin to an analog input, the corresponding TRISx bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 11-15: SLRCONB: PORTB SLEW RATE CONTROL REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0
	SLRB	<7:4>		—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit				
u = Bit is unch	anged	x = Bit is unkr	nown	U = Unimplen	nented bit, read	as '0'	
'1' = Bit is set		'0' = Bit is cle	ared	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets

bit 7-4	SLRB<7:4>: PORTB Slew Rate Enable bits
	For RB<7:4> Pins:
	1 = Port pin slew rate is limited
	0 = Port pin slews at maximum rate
bit 3-0	Unimplemented: Read as '0'

REGISTER 11-16: INLVLB: PORTB INPUT LEVEL CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
	INLVLB	<7:4>		—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-4 INLVLB<7:4>: PORTB Input Level Select bits For RB<7:4> Pins: 1 = Port pin digital input operates with ST thresholds 0 = Port pin digital input operates with TTL thresholds bit 3-0 Unimplemented: Read as '0'

TABLE 11-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB		ANSE	3<7:4>		_	—	_	—	143
INLVLB		INLVL	3<7:4>		—	—	—	—	145
LATB		LATB	<7:4>		—	—	—	—	143
ODCONB		ODB	<7:4>		—	—	_	—	144
PORTB		RB<	7:4>		_	_	_	_	142
SLRCONB		SLRB	<7:4>		_	_	_	_	145
TRISB		TRISE	3<7:4>		—	—	—	—	145
WPUB		WPUE	3<7:4>		_	—	_	—	144

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTB.

14.4 Register Definitions: FVR Control

REGISTER 14-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

1) TSEN ⁽³⁾ W = Writable x = Bit is unk '0' = Bit is cle	TSRNG ⁽³⁾	CDAFV	/R<1:0>	ADFVF	R<1:0> bit 0
x = Bit is unk	bit				bit C
x = Bit is unk	bit				
x = Bit is unk	bit				
x = Bit is unk	bit				
			nented bit, read		
'()' = Rit is cle				R/Value at all o	ther Resets
5 Dit 15 Cit	ared	q = Value dep	ends on condit	ion	
xed Voltage Refe	erence Enable	bit			
Voltage Referenc Voltage Referenc	e is enabled				
Fixed Voltage Re	ference Ready	/ Flag bit ⁽¹⁾			
Voltage Reference					
Voltage Reference	-	-	nabled		
nperature Indicate)			
erature indicator is erature indicator is					
emperature Indica		lection bit ⁽³⁾			
= VDD – 4 VT (Hig					
= VDD – 2 VT (Lov					
1:0>: Comparato	r/DAC FVR Bu	uffer Gain Selec	ction bits		
parator/DAC FVR parator/DAC FVR parator/DAC FVR	buffer gain is buffer gain is	2x with output,	VCDAFVR = 2x	VFVR (2)	
		-4: b:4-			
FVR buffer gain i FVR buffer gain i	s 4x with outpu s 2x with outpu	ut, Vadfvr = 4x ut, Vadfvr = 2x	: VFVR ⁽²⁾		
	0>: ADC FVR Bu FVR buffer gain i FVR buffer gain i FVR buffer gain i FVR buffer is off	FVR buffer gain is 4x with outp FVR buffer gain is 2x with outp FVR buffer gain is 1x with outp FVR buffer is off	0>: ADC FVR Buffer Gain Selection bits FVR buffer gain is 4x with output, VADFVR = 4x FVR buffer gain is 2x with output, VADFVR = 2x FVR buffer gain is 1x with output, VADFVR = 1x	0>: ADC FVR Buffer Gain Selection bits FVR buffer gain is 4x with output, VADFVR = 4x VFVR ⁽²⁾ FVR buffer gain is 2x with output, VADFVR = 2x VFVR ⁽²⁾ FVR buffer gain is 1x with output, VADFVR = 1x VFVR FVR buffer is off	0>: ADC FVR Buffer Gain Selection bits FVR buffer gain is 4x with output, VADFVR = 4x VFVR ⁽²⁾ FVR buffer gain is 2x with output, VADFVR = 2x VFVR ⁽²⁾ FVR buffer gain is 1x with output, VADFVR = 1x VFVR FVR buffer is off

- 2: Fixed Voltage Reference output cannot exceed VDD.
- 3: See Section 15.0 "Temperature Indicator Module" for additional information.

TABLE 14-2: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
F	VRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	R<1:0>	ADFVF	R<1:0>	169

16.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single Sample-and-Hold (S&H) circuit. The output of the Sample-and-Hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC Result registers (ADRESH:ADRESL register pair). Figure 16-1 shows the block diagram of the ADC.



FIGURE 16-1: ADC BLOCK DIAGRAM

The ADC voltage reference is software-selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

TABLE 16-1:	ADC CLOCK PERIOD (TAD) VS. DEVICE OPERATING FREQUENCIES
-------------	---

ADC Clock	Period (TAD)	Device Frequency (Fosc)								
ADC Clock Source	ADCS<2:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz			
Fosc/2	000	62.5ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs			
Fosc/4	100	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs			
Fosc/8	001	0.5 μs ⁽²⁾	400 ns ⁽²⁾	0.5 μs ⁽²⁾	1.0 μs	2.0 μs	8.0 μs ⁽³⁾			
Fosc/16	101	800 ns	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽²⁾			
Fosc/32	010	1.0 μs	1.6 μs	2.0 μs	4.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽²⁾			
Fosc/64	110	2.0 μs	3.2 μs	4.0 μs	8.0 μs ⁽³⁾	16.0 μs ⁽²⁾	64.0 μs ⁽²⁾			
FRC	x11	1.0-6.0 μs ^(1,4)								

Legend: Shaded cells are outside of the recommended range.

Note 1: See the TAD parameter for FRC source typical TAD value.

- 2: These values violate the required TAD time.
- 3: Outside the recommended TAD time.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock, Fosc. However, the FRC oscillator source must be used when conversions are to be performed with the device in Sleep mode.

FIGURE 16-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



16.2.6 ADC CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure the PORT:
 - Disable the pin output driver (refer to the TRISx register)
 - Configure pin as an analog (refer to the ANSELx register)
 - Disable weak pull-ups either globally (Refer to the OPTION_REG register) or individually (Refer to the appropriate WPUx register)
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - Configure voltage reference
 - · Select ADC input channel
 - Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - · Clear ADC interrupt flag
 - Enable ADC interrupt
 - · Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- 4. Wait the required acquisition time.⁽²⁾
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).
 - **Note 1:** The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.
 - 2: Refer to Section 16.4 "ADC Acquisition Requirements".

EXAMPLE 16-1: ADC CONVERSION

```
;This code block configures the ADC
; for polling, Vdd and Vss references, FRC
;oscillator and ANO input.
;Conversion start & polling for completion
; are included.
;
BANKSEL ADCON1
         B'11110000' ;Right justify, FRC
MOVLW
                    ;oscillator
                    ;Vdd and Vss Vref
MOVWF
        ADCON1
BANKSEL TRISA
                    ;
        TRISA,0
                   ;Set RA0 to input
BSF
BANKSEL ANSEL
                   ;
        ANSEL,0
                    ;Set RAO to analog
BSF
BANKSEL
        WPUA
BCF
        WPUA,0
                    ;Disable weak
                    ;pull-up on RA0
BANKSEL ADCON0
         B'00000001' ;Select channel ANO
MOVIW
                    ;Turn ADC On
MOVWF
        ADCON0
         SampleTime ; Acquisiton delay
CALL
BSF
        ADCON0, ADGO ; Start conversion
BTFSC
        ADCON0, ADGO ; Is conversion done?
```

GOTO

MOVF

MOVWF

BANKSEL

MOVE

MOVWE

\$-1

ADRESH,W

RESULTHI

ADRESL.W

ADRESL

BANKSEL ADRESH

;No, test again

;Read upper 2 bits

;Read lower 8 bits

;store in GPR space

;

RESULTLO ;Store in GPR space

REGISTER 16-3: ADCON2: ADC CONTROL REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0
	٦	rrigsel<4:0> ⁽¹	1)			—	—
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	W = Writable bit		nented bit, read	d as '0'	
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all o	other Resets
'1' = Bit is set	t	'0' = Bit is clea	ared				
				o	N N		
bit 7-3			ersion Trigger	Selection bits ⁽¹⁾	,		
	11111 = Re	served					
	•						
	•						
	11011 = Re	served					
		VM6 – OF6_mat					
		VM6 – PH6_mat					
		VM6 – PR6_mat					
		VM6 – DC6_mat					
		VM5 – OF5_mat					
		VM5 – PH5_mat					
		VM5 – PR5_mat					
		VM5 – DC5_mat VM4 – PWM4OL	(0)				
		VM3 – PWM3OU					
		P2 - CCP2 trig					
		$P1 - CCP1_trig$					
		C3 – LC3 out	901				
		C2 - LC2 out					
		C1 - LC1 out					
		mparator C4 – s	vnc C4OUT ⁽	2)			
		mparator C3 - s					
		mparator C2 – s					
	01000 = Co	mparator C1 - s	ync_C1OUT				
	00111 = Tin	ner6 – T6_posts	caled				
		ner5 – T5_overfl					
		ner4 – T4_posts					
		ner3 – T3_overfl					
		ner2 – T2_posts					
		ner1 – T1_overfl					
		ner0 – T0_overfl					
	00000 = No	auto-conversion	n trigger selec	ted			
bit 3-0	Unimplomo	nted: Read as '	∩'				

- bit 3-0 Unimplemented: Read as '0'
- Note 1: This is a rising edge-sensitive input for all sources.
 - 2: PIC16(L)F1768/9 only; reserved otherwise.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	_	ANSA4	—	ANSA2	ANSA	A<1:0>	137
ANSELB ⁽¹⁾	ANSE	8<7:6>	ANSE	<5:4>	_	_	_	_	143
ANSELC	ANSC7 ⁽¹⁾	ANSC6 ⁽¹⁾		_		ANSC	<3:0>		148
CM1CON0	ON	OUT		POL	ZLF	Reserved	HYS	SYNC	202
CM2CON0	ON	OUT		POL	ZLF	Reserved	HYS	SYNC	202
CM3CON0 ⁽¹⁾	ON	OUT		POL	ZLF	Reserved	HYS	SYNC	202
CM4CON0 ⁽¹⁾	ON	OUT		POL	ZLF	Reserved	HYS	SYNC	202
CM1CON1	—	—		_	—	_	INTP	INTN	203
CM2CON1	_	_		_	_	_	INTP	INTN	203
CM3CON1 ⁽¹⁾	_	_		_	_	_	INTP	INTN	203
CM4CON1 ⁽¹⁾	_	_		_	—	_	INTP	INTN	203
CM1NSEL	—	—	_	_	—		NCH<2:0>	•	203
CM2NSEL	_	_		_	—		NCH<2:0>		203
CM3NSEL ⁽¹⁾	_	_		_	_		NCH<2:0>		203
CM4NSEL ⁽¹⁾	_	—		_	—		NCH<2:0>		203
CM1PSEL	_	_		_		PCH<	:3:0>		204
CM2PSEL	_	_		_		PCH<	:3:0>		204
CM3PSEL ⁽¹⁾	_	—		_		PCH<	:3:0>		204
CM4PSEL ⁽¹⁾	_	_		_		PCH<	:3:0>		204
CMOUT	_	_	_	_	MC4OUT ⁽¹⁾	MC3OUT ⁽¹⁾	MC2OUT	MC10UT	204
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	/R<1:0>	ADFV	R<1:0>	169
DAC1CON0	EN	FM	OE1	_	PSS	<1:0>	_	NSS	193
DAC2CON0 ⁽¹⁾	EN	FM	OE1	_	PSS	<1:0>	_	NSS	193
DAC3CON0	EN	_	OE1	_	PSS	<1:0>	_	NSS	188
DAC4CON0 ⁽¹⁾	EN	_	OE1	_	PSS	<1:0>	_	NSS	188
DAC3REF						REF<4:0>		•	189
DAC4REF ⁽¹⁾						REF<4:0>			189
DAC1REFH			RE	EF<9:x> (x De	epends on FM	bit)			194
DAC2REFH ⁽¹⁾			RE	EF<9:x> (x De	epends on FM	bit)			194
DAC1REFL			RE	F <x-1:0> (x D</x-1:0>	epends on FM	1 bit)			194
DAC2REFL ⁽¹⁾			RE	F <x-1:0> (x D</x-1:0>	epends on FM	1 bit)			194
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	101
PIE2	OSFIE	C2IE	C1IE	—	BCL1IE	C4IE ⁽¹⁾	C3IE ⁽¹⁾	CCP2IE ⁽¹⁾	103
PIR2	OSFIF	C2IF	C1IF	—	BCL1IF	C4IF ⁽¹⁾	C3IF ⁽¹⁾	CCP2IF ⁽¹⁾	106
TRISA	—	—	TRISA	<5:4>	(2)	TRISA2	TRISA	A<1:0>	136
TRISB ⁽¹⁾	TRISE	3<7:6>	TRISE	3<5:4>	—	—	—	—	142
TRISC	TRISC	<7:6> ⁽¹⁾	TRISC	><5:4>		TRISC	<3:0>		147

TABLE 19-4: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: — = unimplemented location, read as '0'. Shaded cells are unused by the comparator module.

Note 1: PIC16(L)F1768/9 only.

2: Unimplemented, read as '1'.

23.6 Operation Examples

Unless otherwise specified, the following notes apply to the following timing diagrams:

- Both the prescaler and postscaler are set to 1:1 (both the CKPSx and OUTPSx bits in the TxCON register are cleared).
- The diagrams illustrate any clock except Fosc/4 and show clock-sync delays of at least two full cycles for both ON and Timer2_ers. When using Fosc/4, the clock-sync delay is at least one instruction period for Timer2_ers; ON applies in the next instruction period.
- The PWM duty cycle and PWM output are illustrated assuming that the timer is used for the PWM function of the CCP module, as described in **Section 24.6** "CCP/PWM Clock **Selection**". The signals are not a part of the Timer2 module.

23.6.1 SOFTWARE GATE MODE

This mode corresponds to legacy Timer2 operation. The timer increments with each clock input when ON = 1 and does not increment when ON = 0. When the TMRx count equals the PRx period count, the timer resets on the next clock and continues counting from 0. Operation with the ON bit software controlled is illustrated in Figure 23-4. With PRx = 5, the counter advances until TMRx = 5, and goes to zero with the next clock.



MODE	0b00000
TMRx_clk	
Instruction ⁽¹⁾ —	BSF BCF BSF
ON _	
PRx	5
TMRx	0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 2
TMRx_postscaled _	
PWM Duty Cycle	3
PWM Output	
Note 1:	BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CPU to

REGISTER 26-15: PWMxTMRH: PWMx TIMER HIGH REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			TMR	<15:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit				
u = Bit is unch	anged	x = Bit is unkno	own	U = Unimpler	nented bit, read	d as '0'	
'1' = Bit is set		'0' = Bit is clea	red	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
I = BIT IS SET		U = BIT IS Clea	rea	-n/n = Value a	at por and BC	rk/value at all o	other Rese

bit 7-0 **TMR<15:8>**: PWMx Timer High bits Upper eight bits of PWMx timer counter.

REGISTER 26-16: PWMxTMRL: PWMx TIMER LOW REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
TMR<7:0>								
bit 7								

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 **TMR<7:0>**: PWMx Timer Low bits Lower eight bits of PWMx timer counter.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
FIS7	FIS6	FIS5	FIS4	FIS3	FIS2	FIS1	FIS0				
bit 7						·	bit (
Legend:	1.11		1.11								
R = Readable		W = Writable			a a meta di biti ya a a						
u = Bit is unch	langed	x = Bit is unki		•	nented bit, read		the set Deceste				
'1' = Bit is set		'0' = Bit is cle	ared	-n/n = value a	at POR and BO	R/value at all o	ther Resets				
bit 7	FIS7: COGx	Falling Event Ir	nout Source 7	Enable bit							
		output is enable	•								
		output has no ef									
bit 6	FIS6: COGx	Falling Event In	nput Source 6	Enable bit							
		utput is enabled	0								
		utput has no eff		•							
bit 5		Falling Event In	•								
	 1 = CCP1 output is enabled as a falling event input 0 = CCP1 output has no effect on the falling event 										
bit 4		Falling Event Ir		•							
bit 4		ator 4 output is	•		tuc						
		ator 4 output ha									
bit 3	FIS3: COGx	Falling Event Ir	nput Source 3	Enable bit							
	1 = Comparator 3 output is enabled as a falling event input										
	0 = Comparator 3 output has no effect on the falling event										
bit 2		FIS2: COGx Falling Event Input Source 2 Enable bit									
	 1 = Comparator 2 output is enabled as a falling event input 0 = Comparator 2 output has no effect on the falling event 										
bit 1	•			•	n						
bit 1		FIS1: COGx Falling Event Input Source 1 Enable bit 1 = Comparator 1 output is enabled as a falling event input									
		ator 1 output ha									
bit 0	•	Falling Event Ir		•							
		cted with COG	•		s falling event i	nput					
		cted with COG>									

REGISTER 27-7: COGxFIS0: COGx FALLING EVENT INPUT SELECTION REGISTER 0

REGISTER 27-9: COGxFSIM0: COGx FALLING EVENT SOURCE INPUT MODE REGISTER 0 (CONTINUED)

bit 1 FSIM1: COGx Falling Event Input Source 1 Mode bit

FIS1 = 1:

1 = Comparator 1 high-to-low transition will cause a falling event after falling event phase delay

0 = Comparator 1 low level will cause an immediate falling event

FIS1 = 0:

Comparator 1 has no effect on falling event.

FSIM0: COGx Falling Event Input Source 0 Mode bit

FIS0 = 1:

bit 0

1 = Pin selected with COGxINPPS control high-to-low transition will cause a falling event after falling event phase delay

0 = Pin selected with COGxINPPS control low level will cause an immediate falling event

FIS0 = 0:

Pin selected with COGxINPPS control has no effect on falling event.

32.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP module configured as an I^2C slave in 10-Bit Addressing mode.

Figure 32-20 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I^2C communication.

- 1. Bus starts Idle.
- Master sends Start condition. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching high address with R/W bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF, clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCL.
- 8. Master sends matching low address byte to the slave; UA bit is set.

Note: Updates to the SSPxADD register are not allowed until after the ACK sequence.

- 9. Slave sends ACK and SSPxIF is set.
 - **Note:** If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.
- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF, clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a data <u>byte</u> to the slave and clocks out the slave's ACK on the 9th SCL pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF, clearing BF.
- 17. If SEN is set, the slave sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

32.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-Bit Addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and the SCL line is held low, are the same. Figure 32-21 can be used as a reference of a slave in 10-Bit Addressing with AHEN set.

Figure 32-22 shows a standard waveform for a slave transmitter in 10-Bit Addressing mode.

33.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 33-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two-character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCxREG register.

33.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCxSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXxSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCxSTA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the RX/DT I/O pin as an input.

Note: If the RX/DT function is on an analog pin, the corresponding ANSELx bit must be cleared for the receiver to function.

33.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds, then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 33.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCxREG register.

Note:	If the receive FIFO is overrun, no additional							
	characters will be received until the overrun							
	condition is cleared. See Section 33.1.2.5							
	"Receive Overrun Error" for more							
	information on overrun errors.							

33.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only; it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- RCIE, Interrupt Enable bit of the PIE1 register
- PEIE, Peripheral Interrupt Enable bit of the INTCON register
- GIE, Global Interrupt Enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1										
BAUD	Fosc = 32.000 MHz		Fosc = 20.000 MHz		Fosc = 18.432 MHz			Fosc = 11.0592 MHz				
RATE	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287
10417	10417	0.00	767	10417	0.00	479	10425	0.08	441	10433	0.16	264
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47
115.2k	115.9k	0.64	68	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23

TABLE 33-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
BAUD	Fosc = 8.000 MHz		Fosc = 4.000 MHz		Fosc = 3.6864 MHz			Fosc = 1.000 MHz				
RATE	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	—
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	—	—	—

PIC16(L)F1764/5/8/9

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 37-49: Standard IO Voн vs. Ioн Over Temperature, VDD = 1.8V, PIC16LF1764/5/8/9 Only.



FIGURE 37-50: Standard IO VOL vs. IOL Over Temperature, VDD = 1.8V, PIC16LF1764/5/8/9 Only.



FIGURE 37-51: 100mA IO VOH vs. IOH Over Temperature, VDD = 5.5V, PIC16F1764/5/8/9 Only.



FIGURE 37-52: 100mA IO VoL vs. IoL Over Temperature, VDD = 5.5V, PIC16F1764/5/8/9 Only.



FIGURE 37-53: 100mA IO VOH vs. IOH Over Temperature, VDD = 3.0V.



FIGURE 37-54: VOL vs. IOL Over Temperature, VDD = 3.0V.

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





1/1	EW	C
· v I		

	MILLIMETERS					
Dimension Lir	nits	MIN	NOM	MAX		
Number of Pins	N		14			
Pitch	е		1.27 BSC			
Overall Height	A	-	-	1.75		
Molded Package Thickness	A2	1.25	-	-		
Standoff §	A1	0.10	-	0.25		
Overall Width	E	6.00 BSC				
Molded Package Width	E1	3.90 BSC				
Overall Length	D	8.65 BSC				
Chamfer (Optional)	h	0.25	-	0.50		
Foot Length	L	0.40	-	1.27		
Footprint	L1	1.04 REF				
Lead Angle	Θ	0°	-	-		
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.10	-	0.25		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065C Sheet 2 of 2