# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x5b, 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1769-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## TABLE 3-8: PIC16(L)F1765 MEMORY MAP (BANKS 8-23)

	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
400h	Core Registers	480h	Core Registers	500h	Core Registers	580h	Core Registers	600h	Core Registers	680h	Core Registers	700h	Core Registers	780h	Core Registers
	(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)
40Bh		48Bh		50Bh		58Bh		60Bh		68Bh		70Bh		78Bh	
40Ch	_	48Ch	—	50Ch	_	58Ch		60Ch		68Ch	—	70Ch	-	78Ch	—
40Dh	—	48Dh	—	50Dh	_	58Dh		60Dh		68Dh	COG1PHR	70Dh	COG2PHR	78Dh	—
40Eh	HIDRVC	48Eh		50Eh	-	58Eh		60Eh		68Eh	COG1PHF	70Eh	COG2PHF	78Eh	
40⊢h	_	48⊢h		50Fh	OPA1NCHS	58Fh	—	60Fh		68Fh	COG1BLKR	70⊢h	COG2BLKR	78⊦h	
410h		490h	—	510h	OPA1PCHS	590h	DACLD	610h		690h		710h	COG2BLKF	790h	
411h		491h	—	511h	OPA1CON	591h	DAC1CON0	611h		691h	COG1DBR	/11h	COG2DBR	791h	
412n	-	492n	-	512h	OPATORS	592h	DACIREFL	612n		692h	COGIDBE	712n	COG2DBF	792h	
413h	141MR	493n	TMR3L	513h		593h	DACIREFH	613h		693h	COGICONO	713n	COG2CONU	793h	-
414n	14PR	494n	TMR3H	514n		594n		614n		694n	COGICONI	714n	COG2CON1	794n	PRGIRISS
415h	T4CON	495h	TICON	515h		595h		615h		695h	COGIRISO	715h	COG2RISU	795h	PRGIFISS
416h	14HLI	496n	T3GCON	516h		596h	—	616h	-	696h	COGIRIST	716h	COG2RIS1	796h	PRGTINS
417n	T4CLKCON	497n	_	517h		597h	DAC3CONU	617n	PWW3DCL	697h	COG1RSIMU	717n	COG2RSIMU	797h	PRGICONU
418h	14RS1	498n	_	518h		598h	DAC3REF	618h	PWM3DCH	698h	COG1RSIM1	718h	COG2RSIM1	798h	PRG1CON1
419h	-	499n	-	519h		599n		619n	PWM3CON	699h	COGIFISU	719h	COG2FISU	799n	PRG1CON2
41Ah	161MR	49Ah	TMR5L	51Ah		59Ah	—	61Ah	—	69Ah	COGIFISI	71Ah	COG2FIS1	79Ah	
41Bh	16PR	49Bh	IMR5H	51Bh		59Bh		61Bh		69Bh	COG1FSIM0	71Bh	COG2FSIM0	79Bh	
41Ch	16CON	49Ch	15CON	51Ch		59Ch		61Ch		69Ch	COG1FSIM1	71Ch	COG2FSIM1	79Ch	
41Dh	16HLI	49Dh	15GCON	51Dh		59Dh		61Dh		69Dh	COG1ASD0	71Dh	COG2ASD0	79Dh	
41Eh	16CLKCON	49Eh		51Eh		59Eh		61Eh		69Eh	COG1ASD1	/1Eh	COG2ASD1	79Eh	
41⊢h	16RS1	49⊢h	_	51Fh		59Fh		61Fh		69Fh	COGISTR	/1⊢h	COG2STR	79Fh	
420h		4A0h		520h		5A0h		620h	General Purpose	6A0h		720h		7A0h	
	General		General		General		General		Register 48 Bytes						
	Purpose		Purpose		Purpose		Purpose	64Fn			Unimplemented		Unimplemented		Unimplemented
	80 Bytes		80 Bytes		80 Bytes		80 Bytes	650h	Unimplemented		Read as 0		Read as 0		Read as 0
	ou bytes		ou bytes	FOF	ou bytes		ou bytes	0051	Read as '0'	0551		7051		755	
46⊢h		4EFh		56Fh		5EFh		66Fh		6EFh		76⊢h		7EFh	
470h		4F0h		570h		5-0h		670h		6F0h		770h		7⊢0h	
	Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh
47Fh		4FFh		57Fh		5EEh		67Fh		6FFh		77Fh		7FFh	
4/111				0/111		01111		0/111		01111		,,,,,,		/	
	BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h	Care Desisters	880h	Com Donist	900h	Com Desist	980h	Com Deviator	A00h	Com Desist	A80h	Com Donistory	B00h	One Desister	B80h	Oran Desistant
	Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers
80Bh	(Table 3-2)	88Bh	(Table 3-2)	00Bh	(Table 3-2)	08Bh	(Table 3-2)	AOBh	(Table 3-2)	<b>A</b> 8Bh	(Table 3-2)	BOBh	(Table 3-2)	B8Bh	(Table 3-2)
80Cb		88Ch		90Ch		98Ch		AOCh		A8Ch		BOCh		B8Ch	
00011	Unimplemented	00011	Unimplemented		Unimplemented	00011	Unimplemented	/ 0011	Unimplemented	7.0011	Unimplemented	Doon	Unimplemented	Doon	Unimplemented
	Read as '∩'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '∩'		Read as '0'
86Fh		8FFh		96Fh		9EEb		A6Fb		AFFh		B6Fb		BEEh	
870h		8E0b		970h		9E0h		A70h		AFOb		B70b		BENh	
07011	Accesses	51 011	Accesses	07011	Accesses	01 011	Accesses	1001	Accesses	/ 1 0/1	Accesses	5701	Accesses	51 011	Accesses
87Fh	70h-7Fh	8FFb	70h-7Fh	97Fh	70h-7Fh	9FFh	70h-7Fh	A7Fh	70h-7Fh	AFFh	70h-7Fh	B7Fh	70h-7Fh	BEEh	70h-7Fh

Legend: 🔲 = Unimplemented data memory locations, read as '0'.

#### TABLE 3-16: SPECIAL FUNCTION REGISTER SUMMARY

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other Resets
Banl	<b>(</b> 0										
00Ch	PORTA	—	_			RA<5:	0>			xx xxxx	uu uuuu
00Dh	PORTB <sup>(2)</sup>		F	RB<7:4>		—	_	_	—	xxxx	uuuu
00Eh	PORTC	RC<	7:6> <sup>(2)</sup>			RC<5:	0>			XXXX XXXX	uuuu uuuu
00Fh	—	Unimpleme	nted							—	—
010h	_	Unimpleme	nted					—	—		
011h	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
012h	PIR2	OSFIF	C2IF	C1IF	_	BCL1IF	C4IF <sup>(2)</sup>	C3IF <sup>(2)</sup>	CCP2IF <sup>(2)</sup>	000- 0000	000- 0000
013h	PIR3	PWM6IF <sup>(2)</sup>	PWM5IF	COG1IF	ZCDIF	COG2IF <sup>(2)</sup>	CLC3IF	CLC2IF	CLC1IF	0000 0000	0000 0000
014h	PIR4		_	TMR5GIF	TMR5IF	TMR3GIF	TMR3IF	TMR6IF	TRM4IF	00 0000	00 0000
015h	TMR0	Timer0 Mod	ule Register							0000 0000	0000 0000
016h	TMR1L	Holding Reg	gister for the L	east Significant B	yte of the 16-Bit	TMR1 Registe	r			XXXX XXXX	uuuu uuuu
017h	TMR1H	Holding Reg	gister for the N	lost Significant By	te of the 16-Bit	TMR1 Register				XXXX XXXX	uuuu uuuu
018h	T1CON	CS	<1:0>	CKPS	<1:0>	OSCEN	SYNC	—	ON	0000 00-0	uuuu uu-u
019h	T1GCON	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL	GSS	S<1:0>	0000 0x00	uuuu uxuu
01Ah	T2TMR	Holding Reg	gister for the 8	-Bit TMR2 Registe	er					0000 0000	0000 0000
01Bh	T2PR	TMR2 Peric	d Register							1111 1111	1111 1111
01Ch	T2CON	ON		CKPS<2:0>			OUTP	S<3:0>		0000 0000	0000 0000
01Dh	T2HLT	PSYNC	CKPOL	CKSYNC		-	MODE<4:0>			0000 0000	0000 0000
01Eh	T2CLKCON	—		_	—		CS	<3:0>		0000	0000
01Fh	T2RST	—	—	—	—		RSEL	_<3:0>		0000	0000
Banl	<b>c 1</b>										
08Ch	TRISA	—	—	TRISA	<5:4>	(1)		TRISA<2:0>		11 1111	11 1111
08Dh	TRISB <sup>(2)</sup>		TR	ISB<7:4>		—	—	—	—	1111	1111
08Eh	TRISC	TRISC	<7:6> <sup>(2)</sup>			TRISC<	5:0>			1111 1111	1111 1111
08Fh	—	Unimpleme	nted							—	—
090h	—	Unimpleme	nted		1	1	1	1	1	—	-
091h	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
092h	PIE2	OSFIE	C2IE	C1IE	—	BCL1IE	C4IE <sup>(2)</sup>	C3IE <sup>(2)</sup>	CCP2IE <sup>(2)</sup>	000- 0000	000- 0000
093h	PIE3	PWM6IE <sup>(2)</sup>	PWM5IE	COG1IE	ZCDIE	COG2IE <sup>(2)</sup>	CLC3IE	CLC2IE	CLC1IE	0000 0000	0000 0000
094h	PIE4		_	TMR5GIE	TMR5IE	TMR3GIE	TMR3IE	TMR6IE	TRM4IE	00 0000	00 0000
095h	OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		1111 1111	1111 1111
096h	PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	00-1 11qq	qq-q qquu
097h	WDTCON			- WDTPS<4:0> SWDTEN					01 0110	01 0110	
098h	OSCTUNE			— TUN<5:0>					00 0000	00 0000	
099h	OSCCON	SPLLEN		IRCF<3:0> — SCS<1:0>					0011 1-00	0011 1-00	
09Ah	OSCSTAT	SOSCR	CR PLLR OSTS HFIOFR HFIOFL MFIOFR LFIOFR HFIOFS						p0p0 0p00	dddd ddod	
09Bh	ADRESL	ADC Result Register Low								XXXX XXXX	uuuu uuuu
09Ch	ADRESH	ADC Result	Register High	1						XXXX XXXX	uuuu uuuu
09Dh	ADCON0	-			CHS<4:0>		1	GO/DONE	ADON	-000 0000	-000 0000
09Eh	ADCON1	ADFM		ADCS<2:0>		—	ADNREF	ADPR	EF<1:0>	0000 -000	0000 -000
09Fh	ADCON2			TRIGSEL<4:0	>		—	—	—	0000 0	0000 0

Legend: x = unknown; u = unchanged; q = value depends on condition; - = unimplemented, read as '0'; x = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: Unimplemented, read as '1'.

2: PIC16(L)F1768/9 only.

3: PIC16(L)F1764/5 only.

4: Unimplemented on PIC16LF1764/5/8/9.

## 3.5 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figure 3-1). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit is programmed to '0' (Configuration Words). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow Reset, regardless of whether the Reset is enabled.

Note: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

#### 3.5.1 ACCESSING THE STACK

The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is five bits to allow detection of overflow and underflow.

Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.

During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time, STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement the STKPTR.

Reference Figure 3-4 through Figure 3-7 for examples of accessing the stack.



#### FIGURE 3-4: ACCESSING THE STACK EXAMPLE 1

## 5.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

## 5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, ECH, ECM, ECL or EXTRC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources.

The oscillator module can be configured in one of the following clock modes.

- 1. ECL External Clock Low-Power mode (0 MHz to 0.5 MHz).
- ECM External Clock Medium Power mode (0.5 MHz to 4 MHz).
- 3. ECH External Clock High-Power mode (4 MHz to 32 MHz).
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (up to 4 MHz).
- HS High Gain Crystal or Ceramic Resonator mode (4 MHz to 20 MHz).
- 7. EXTRC External Resistor-Capacitor.
- 8. INTOSC Internal Oscillator (31 kHz to 32 MHz).

Clock source modes are selected by the FOSC<2:0> bits in the Configuration Words. The FOSCx bits determine the type of oscillator that will be used when the device is first powered.

The ECH, ECM and ECL Clock modes rely on an external logic level signal as the device clock source. The LP, XT and HS Clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The EXTRC Clock mode requires an external resistor and capacitor to set the oscillator frequency.

The Internal Oscillator Block (INTOSC) produces low, medium and high-frequency clock sources, designated LFINTOSC, MFINTOSC and HFINTOSC (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these three clock sources.

#### 6.2.1 BOR IS ALWAYS ON

When the BOREN<1:0> bits of the Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

#### 6.2.2 BOR IS OFF IN SLEEP

When the BORENx bits of the Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

## 6.2.3 BOR CONTROLLED BY SOFTWARE

When the BORENx bits of the Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.



#### FIGURE 6-2: BROWN-OUT SITUATIONS

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
OSFIF	C2IF	C1IF	_	BCL1IF	C4IF <sup>(1)</sup>	C3IF <sup>(1)</sup>	CCP2IF <sup>(1)</sup>		
bit 7	•						bit 0		
Legend:									
R = Readable	bit	W = Writable b	pit						
u = Bit is unch	anged	x = Bit is unkno	own	U = Unimpler	nented bit, read	l as '0'			
'1' = Bit is set		'0' = Bit is clea	red	-n/n = Value a	at POR and BO	R/Value at all o	other Resets		
bit 7	<b>OSFIF:</b> Oscill 1 = Interrupt i 0 = Interrupt i	lator Fail Interru is pending is not pending	pt Flag bit						
bit 6	C2IF: Comparator C2 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending								
bit 5	<b>C1IF:</b> Compa 1 = Interrupt i 0 = Interrupt i	rator C1 Interru is pending is not pending	pt Flag bit						
bit 4	Unimplemen	ted: Read as '0	,						
bit 3	BCL1IF: MSS 1 = Interrupt i 0 = Interrupt i	SP Bus Collision is pending is not pending	Interrupt F	lag bit					
bit 2	<b>C4IF:</b> Compa 1 = Interrupt i 0 = Interrupt i	rator C4 Interru is pending is not pending	pt Flag bit <sup>(1</sup>	)					
bit 1	C3IF: Comparator C3 Interrupt Flag bit <sup>(1)</sup> 1 = Interrupt is pending 0 = Interrupt is not pending								
bit 0	<pre>it 0 CCP2IF: CCP2 Interrupt Flag bit<sup>(1)</sup> 1 = Interrupt is pending 0 = Interrupt is not pending</pre>								
Note 1: PIC	16(L)F1768/9	only.							

#### REGISTER 7-6: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.



## 23.1 Timer2 Operation

Timer2 operates in three major modes:

- Free-Running Period
- One-Shot
- Monostable

Within each mode, there are several options for starting, stopping and resetting. Table 23-1 lists the options.

In all modes, the TMR2 Count register is incremented on the rising edge of the clock signal from the programmable prescaler. When TMR2 equals T2PR, a high level is output to the postscaler counter. TMR2 is cleared on the next clock input.

An external signal from hardware can also be configured to gate the timer operation or force a TMR2 count Reset. In Gate modes the counter stops when the gate is disabled and resumes when the gate is enabled. In Reset modes the TMR2 count is reset on either the level or edge from the external source.

The T2PR period register is double buffered. Software reads and writes the T2PR register. However, the timer uses a buffered PRx register for operation. Software does not have direct access to the buffered PRx register. The content of the PRx register is transferred to the buffer by any of the following events:

- A write to the TMR2 register
- A write to the T2CON register
- When TMR2 = PRx buffer and the prescaler rolls over
- An external Reset event

The TMR2 register is directly readable and writable. The TMR2 register is cleared and the T2PR register initializes to FFh on any device Reset. Both the prescaler and postscaler counters are cleared on the following events:

• A write to the TMR2 register

- A write to the T2CON register
- Any device Reset

• External Reset source event that resets the timer.

Note:	TMR2	is	not	cleared	when	T2CON	is
	written.						

## 23.1.1 FREE-RUNNING PERIOD MODE

The value of TMR2 is compared to that of the Period register, T2PR, on each clock cycle. When the two values match, the comparator resets the value of TMR2 to 00h on the next cycle and increments the output postscaler counter. When the postscaler count equals the value in the OUTPS<4:0> bits of the TMRxCON1 register then a one clock period wide pulse occurs on the TMR2\_postscaled output, and the postscaler count is cleared.

### 23.1.2 ONE-SHOT MODE

The One-Shot mode is identical to the Free-Running Period mode except that the ON bit is cleared and the timer is stopped when TMR2 matches T2PR, and will not restart until the T2ON bit is cycled off and on. Postscaler OUTPS<4:0> values other than 0 are meaningless in this mode because the timer is stopped at the first period event and the postscaler is reset when the timer is restarted.

#### 23.1.3 MONOSTABLE MODE

Monostable modes are similar to One-Shot modes except that the ON bit is not cleared and the timer can be restarted by an external Reset event.

## 23.2 Timer2 Output

The Timer2 module's primary output is TMR2\_postscaled, which pulses for a single TMR2\_clk period when the postscaler counter matches the value in the OUTPS bits of the TMR2xCON register. The T2PR postscaler is incremented each time the TMR2 value matches the T2PR value. This signal can be selected as an input to several other input modules:

- · The ADC module as an auto-conversion trigger
- · COG as an auto-shutdown source

In addition, the Timer2 is also used by the CCP module for pulse generation in PWM mode. Both the actual TMR2 value as well as other internal signals are sent to the CCP module to properly clock both the period and pulse width of the PWM signal. See **Section 24.6 "CCP/PWM Clock Selection"** for more details on setting up Timer2 for use with the CCP, as well as the timing diagrams in **Section 23.6 "Operation Examples"** for examples of how the varying Timer2 modes affect CCP PWM output.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
CCPxCAP	—	—	—	—	—		CTS<2:0>		259		
CCPxCON	EN	OE	OUT	FMT		MODE	=<3:0>		256		
CCPRxL	Capture/Co	mpare/PWM	l Register x (	(LSB)					258		
CCPRxH	Capture/Compare/PWM Register x (MSB)										
CCPTMRS	P4TSEL<1:0> P3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0>								257		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	101		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	102		
PIE2	OSFIE	C2IE	C1IE	—	BCL1IE	C4IE <sup>(1)</sup>	C3IE <sup>(1)</sup>	CCP2IE <sup>(1)</sup>	103		
T2PR	Timer2 Per	iod Register	-						227*		
T2CON	ON		CKPS<2:0>			OUTP	S<3:0>		244		
TMR2	Timer2 Mod	dule Registe	er						227		
T4PR	Timer4 Per	iod Register	-						227*		
T4CON	ON		CKPS<2:0>	>		OUTP	S<3:0>		244		
TMR4	Timer4 Module Register										
T6PR	Timer6 Period Register										
T6CON	ON         CKPS<2:0>         OUTPS<3:0>										
TMR6	Timer6 Mod	dule Registe	er						227		

#### TABLE 24-4: SUMMARY OF REGISTERS ASSOCIATED WITH STANDARD PWM

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the PWM.

\* Page provides register information.

**Note 1:** PIC16(L)F1768/9 only.

## PIC16(L)F1764/5/8/9



### FIGURE 27-10: HALF-BRIDGE MODE COG OPERATION WITH CCP1 AND PHASE DELAY



#### FIGURE 27-11: PUSH-PULL MODE COG OPERATION WITH CCP1



R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
RIS15 <sup>(1)</sup>	RIS14	RIS13	RIS12	RIS11	RIS10	RIS9	RIS8			
bit 7			·		•		bit 0			
Legend:										
R = Readable	bit	W = Writable	bit							
u = Bit is unch	anged	x = Bit is unkr	nown	U = Unimpler	mented bit, read	l as '0'				
'1' = Bit is set		'0' = Bit is cle	ared	-n/n = Value	at POR and BO	R/Value at all o	ther Resets			
bit 7	RIS15: COG	k Rising Event	Input Source	15 Enable bit <sup>(1</sup>	)					
	1 = DSM2 M	D2_out is enab	oled as a rising	g event input						
	0 = DSM2 M	D2_out has no	effect on the	rising event						
bit 6	RIS14: COG	x Rising Event	Input Source	14 Enable bit						
	1 = DSM1 MD1_out output is enabled as a rising event input									
	0 = DSM1 MD1_out has no effect on the rising event									
bit 5		k Rising Event	Input Source	13 Enable bit						
	1 = CLC3 ou 0 = CLC3 ou	itput is enabled	ect on the rising	ent input a event						
bit 4	<b>RIS12:</b> COG	x Rising Event	Input Source '	12 Enable bit						
Sit 1	1 = CLC2 ou	tout is enabled	as a rising ev	ent input						
	0 = CLC2 ou	tput has no effe	ect on the risir	ng event						
bit 3	RIS11: COG	Rising Event	Input Source '	11 Enable bit						
	1 = CLC1 ou	tput is enabled	as a rising ev	ent input						
	0 = CLC1 ou	tput has no effe	ect on the risir	ng event						
bit 2	RIS10: COG	x Rising Event	Input Source	10 Enable bit						
	1 = PWM6 o	utput is enable	d as a rising e	vent input						
1.10 A		utput nas no er	tect on the ris	ing event						
DIT 1		Rising Event In		Enable bit						
	1 = PWM50 0 = PWM50	utput is enable	d as a rising e fect on the ris	ing event						
bit 0	RIS8: COGY	Rising Event Ir	nout Source 8	Enable hit						
bit 0	1 = PWM4 or	utput is enable	d as rising eve	ent input						
	0 = PWM4 o	utput has no ef	fect on the ris	ing event						
Note 1: PIC	C16(L)F1768/9	only. Otherwise	unimplement	ed, read as '0'						

## REGISTER 27-4: COGxRIS1: COGx RISING EVENT INPUT SELECTION REGISTER 1

## 28.1 CLCx Setup

Programming the CLCx module is performed by configuring the four stages in the logic signal flow. The four stages are:

- · Data selection
- · Data gating
- Logic function selection
- Output polarity

Each stage is set up at run time by writing to the corresponding CLCx Special Function Registers. This has the added advantage of permitting logic reconfiguration on-the-fly during program execution.

#### 28.1.1 DATA SELECTION

There are 32 signals available as inputs to the configurable logic. Four 32-input multiplexers are used to select the inputs to pass on to the next stage.

Data selection is through four multiplexers, as indicated on the left side of Figure 28-2. Data inputs in the figure are identified by a generic numbered input name.

Table 28-1 correlates the generic input name to the actual signal for each CLC module. The column labeled, dy, indicates the MUX selection code for the selected data input. DxS is an abbreviation for the MUX select input codes: D1S<5:0> through D4S<5:0>.

Data inputs are selected with the CLCxSEL0 through CLCxSEL3 registers (Register 28-3 through Register 28-6).

Note: Data selections are undefined at power-up.

Data Input	dy DxS<5:0>	CLCx
LCx in[38]	100110	MD1 out <sup>(1)</sup> or MD2 out <sup>(2)</sup> or
_ []		Reserved <sup>(3)</sup>
LCx_in[37]	100101	Fosc
LCx_in[36]	100100	HFINTOSC
LCx_in[35]	100011	LFINTOSC
LCx in[34]	100010	FRC (ADC RC clock)
LCx in[33]	100001	IOCIF Set
LCx in[32]	100000	Timer6 postscaled
LCx in[31]	011111	Timer4 postscaled
LCx in[30]	011110	Timer2 postscaled
LCx in[29]	011101	 Timer5 Overflow
LCx in[28]	011100	Timer3 Overflow
LCx in[27]	011011	Timer1 Overflow
LCx in[26]	011010	Timer0 Overflow
I Cx_in[25]	011001	FUSART RX
LCx in[24]	011000	EUSART TX
LCx in[23]	010111	ZCD1 output
I Cx_in[22]	010110	MSSP1 SD0/SDA
I Cx in[21]	010101	MSSP1 SCL/SCK
$I Cx_in[20]$	010101	PWM6 out
LOX_in[20]	010100	PWM5_out
$LOx_in[13]$	010011	PWM4_out
$LCx_in[10]$	010010	PWM3_out
$LOX_in[17]$	010001	
LCx_in[15]	010000	CCP1 out
$LOX_{in[13]}$	001111	
LOX_III[14]	001110	COG26
$LCx_in[13]$	001101	COG18
$LOX_{in[12]}$	001100	
	001011	
	001010	
	001001	
	000111	
	000110	SYNC_CIUUT
	000101	LC3_out from the CLC3
	000101	
	000100	
LCX_IN[3]	000011	CLCIN3 PIN Input Selected In CLCIN3PPS Register
LCx_in[2]	000010	CLCIN2 Pin Input Selected in CLCIN2PPS Register
LCx_in[1]	000001	CLCIN1 Pin Input Selected in
LCx_in[0]	000000	CLCIN0 Pin Input Selected in CL CIN0PPS Register
Note 1: (		nly.

 CLCxSEL2, CLCxSEL3 and PIC16(L)F1764/5 CLCxSEL1 only.

#### 30.1.2.2 Rising Ramp

The Rising Ramp mode is identical to the Slope Compensation mode, except that the ramps have a rising slope instead of a falling slope. One side of the internal capacitor is connected to the voltage input source and the other side is connected to the internal current source. The internal current source charges this capacitor at a programmable rate. As the capacitor charges, the capacitor voltage is added to the voltage source, producing a linear voltage rise at the required rate (see Figure 30-5). The ramp terminates and the capacitor is discharged when the set\_falling timing input goes true. The next ramp starts when the set\_rising timing input goes true.

Enabling the optional one-shot by setting the OS bit of the PRGxCON0 register ensures that the capacitor is fully discharged by overriding the set\_rising timing input and holding the shorting switch closed for at least the one-shot period, typically 50 ns. Edge-sensitive timing inputs that occur during the one-shot period will be ignored. Level-sensitive timing inputs that occur during, and extend beyond, the one-shot period will be suspended until the end of the one-shot time.

## 30.2 Enable, Ready, Go

The EN bit of the PRGxCON0 register enables the analog circuitry including the current sources. This permits preparing the PRG module for use and allowing it to become stable before putting it into operation. When the EN bit is set, then the timing inputs are enabled so that initial ramp action can be determined before the GO bit is set. The capacitor shorting switch is closed when the EN bit is set and remains closed while the GO bit is zero.

The RDY bit of the PRGxCON1 register indicates that the analog circuits and current sources are stable.

The GO bit of the PRGxCON0 register enables the switch control circuits, thereby putting the PRG into operation. The GO transition, from cleared to set, triggers the one-shot, thereby extending the capacitor shorting switch closure for the one-shot period.

To ensure predictable operation, set the EN bit first, then wait for the RDY bit to go high before setting the GO bit.

## 30.3 Independent Set\_rising and Set\_falling Timing Inputs

The timing inputs determine when the ramp starts and stops. In the Alternating Rising/Falling mode, the ramp rises when the set\_rising input goes true and falls when the set\_falling input goes true. In the Slope Compensation and Rising Ramp modes, the capacitor is discharged when the set\_falling timing input goes true and the ramp starts when the set\_rising timing input goes true. The set\_falling input dominates the set\_rising input.

## 30.4 Level and Edge Timing Sensitivity

The set\_rising and set\_falling timing inputs can be independently configured as either level or edge-sensitive.

Level-sensitive operation is useful when it is necessary to detect a timing input true state after an overriding condition ceases. For example, level sensitivity is useful for capacitor generated timing inputs that may be suppressed by the overriding action of the one-shot. With level sensitivity, a capacitor output that changes during the one-shot period will be detected at the end of the one-shot time. With edge sensitivity, the change would be ignored.

Edge-sensitive operation is useful for periodic timing inputs, such as those generated by PWMs and clocks. The duty cycle of a level-sensitive periodic signal may interfere with the other timing input. Consider an Alternating Ramp mode with a level-sensitive 50% PWM as the set\_rising timing source and a level-sensitive comparator as the set\_falling timing source. If the comparator output reverses the ramp while the PWM signal is still high, then the ramp will improperly reverse again when the comparator signal goes low. That same scenario with the set\_rising timing input set for edge sensitivity would properly change the ramp output to rising only on the rising edge of the PWM signal.

set\_rising and set\_falling timing input edge sensitivity is selected with the respective REDG and FEDG bits of the PRGxCON1 register.

## 30.5 One-Shot Minimum Timing

The one-shot timer ensures a minimum capacitor discharge time in the Slope Compensation and Rising Ramp modes, and a minimum rising or falling ramp duration in the Alternating Ramp mode. Setting the OS bit of the PRGxCON0 register enables the one-shot timer.

## 30.6 DAC Voltage Sources

When using any of the DACs as the voltage source, expect a voltage offset equal to the current setting times the DAC equivalent resistance. This will be a constant offset in the Slope Compensation and Ramp modes, and a positive/negative step offset in the Alternating mode. To avoid this limitation, feed the DAC output to the PRG input through one of the op amps set for unity gain.

## 30.7 Operation During Sleep

The PRG module is unaffected by Sleep.

## 30.8 Effects of a Reset

The PRG module resets to a disabled condition.

## 31.0 DATA SIGNAL MODULATOR (DSM)

The Data Signal Modulator (DSM) is a peripheral that allows the user to mix a data stream, also known as a modulator signal, with a carrier signal to produce a modulated output.

Both the carrier and the modulator signals are supplied to the DSM module either internally, from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical "AND" operation of both the carrier and modulator signals and then provided to the MDxOUT pin.

The carrier signal is comprised of two distinct and separate signals: a Carrier High (CARH) signal and a Carrier Low (CARL) signal. During the time in which the Modulator (MOD) signal is in a logic high state, the DSM mixes the Carrier High signal with the Modulator signal. When the Modulator signal is in a logic low state, the DSM mixes the Carrier Low signal with the Modulator signal. Using this method, the DSM can generate the following types of key modulation schemes:

- Frequency-Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- On-Off Keying (OOK)

Additionally, the following features are provided within the DSM module:

- Carrier Synchronization
- · Carrier Source Polarity Select
- Carrier Source Pin Disable
- Programmable Modulator Data
- · Modulator Source Pin Disable
- Modulated Output Polarity Select
- Slew Rate Control

Figure 31-1 shows a simplified block diagram of the Data Signal Modulator peripheral.



#### FIGURE 31-1: SIMPLIFIED BLOCK DIAGRAM OF THE DATA SIGNAL MODULATOR

#### 32.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPxCON1<3:0> = 0100).

FIGURE 32-7: SPI DAISY-CHAIN CONNECTION

When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven.

When the  $\overline{SS}$  pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- Note 1: When the SPI is in Slave mode with  $\overline{SS}$  pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the  $\overline{SS}$  pin is set to VDD.
  - 2: When the SPI is used in Slave mode with CKE set; the user must enable SS pin control.
  - While operating in SPI Slave mode, the SMP bit of the SSPxSTAT register must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the  $\overline{SS}$  pin to a high level or clearing the SSPEN bit.



## PIC16(L)F1764/5/8/9



				SYNC = 0	, BRGH	= 1, BRG16	= 1 or S	<b>/NC =</b> 1,	BRG16 = 1			
Fosc = 32.000 MHz		0 MHz	Foso	; = 20.00	0 MHz	Foso	: = 18.43	2 MHz	Fosc = 11.0592 MHz			
RATE	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287
10417	10417	0.00	767	10417	0.00	479	10425	0.08	441	10433	0.16	264
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47
115.2k	115.9k	0.64	68	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23

## TABLE 33-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or S	<b>/NC =</b> 1,	BRG16 = 1			
BAUD Fosc = 8.0		c = 8.000	.000 MHz		Fosc = 4.000 MHz			: = 3.686	4 MHz	Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	—	—
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	—	_	_

#### 33.5.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCxSTA register) or the Continuous Receive Enable bit (CREN of the RCxSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character, the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two-character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCxREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

Note:	If the RX/DT function is on an analog pin,
	the corresponding ANSELx bit must be
	cleared for the receiver to function.

#### 33.5.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

**Note:** If the device is configured as a slave and the TX/CK function is on an analog pin, the corresponding ANSELx bit must be cleared.

#### 33.5.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCxREG is read to access the FIFO. When this happens, the OERR bit of the RCxSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear, then the error is cleared by reading RCxREG. If the overrun occurred when the CREN bit is set, then the error condition is cleared by either clearing the CREN bit of the RCxSTA register or by clearing the SPEN bit which resets the EUSART.

#### 33.5.1.8 Receiving 9-Bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCxSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCxSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCxREG.

## 33.5.1.9 Synchronous Master Reception Setup

- Initialize the SPxBRGH, SPxBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSELx bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 4. Ensure bits, CREN and SREN, are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE1 register, and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit, RX9.
- 7. Start reception by setting the SREN bit, or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit, RCIF, will be set when reception of a character is complete. An interrupt will be generated if the enable bit, RCIE, was set.
- 9. Read the RCxSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCxREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCxSTA register or by clearing the SPEN bit which resets the EUSART.





#### TABLE 36-8: OSCILLATOR PARAMETERS

Standard Operating Conditions (unless otherwise stated)											
Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions			
OS08	HFosc	Internal Calibrated HFINTOSC Frequency <sup>(1)</sup>	±2%		16.0		MHz	VDD = 3.0V, TA = 25°C (Note 2)			
OS08A	MFosc	Internal Calibrated MFINTOSC Frequency <sup>(1)</sup>	±2%		500		kHz	VDD = 3.0V, TA = 25°C (Note 3)			
OS09	LFosc	Internal LFINTOSC Frequency	—	_	31	_	kHz	$-40^\circ C \le T A \le +125^\circ C$			
OS10*	Twarm	HFINTOSC Wake-up from Sleep Start-up Time	—	_	3.2	8	μS				
		MFINTOSC Wake-up from Sleep Start-up Time	_	—	24	35	μS				
		LFINTOSC Wake-up from Sleep Start-up Time	_	_	0.5	_	ms				

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1  $\mu$ F and 0.01  $\mu$ F values in parallel are recommended.

2: See Figure 37-74: Wake From Sleep, VREGPM = 0. and Figure 37-75: Wake From Sleep, VREGPM = 1.

**3:** See Figure 37-57: LFINTOSC Frequency, PIC16LF1764/5/8/9 Only. and Figure 37-58: LFINTOSC Frequency, PIC16F1764/5/8/9 Only.





### 20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS				
Dimension	n Limits	MIN	NOM	MAX				
Number of Pins	Ν							
Pitch	е	0.65 BSC						
Overall Height	Α	-	-	2.00				
Molded Package Thickness	A2	1.65	1.75	1.85				
Standoff	A1	0.05 –		-				
Overall Width	E	7.40	7.80	8.20				
Molded Package Width	E1	5.00	5.30	5.60				
Overall Length	D	6.90	7.20	7.50				
Foot Length	L	0.55	0.75	0.95				
Footprint	L1	1.25 REF						
Lead Thickness	С	0.09 –		0.25				
Foot Angle	φ	0°	4°	8°				
Lead Width	b	0.22	_	0.38				

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B