

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

20000	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x5b, 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1769-i-ml

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Note: See Table 4 for location of all peripheral functions.

FIGURE 4: 20-PIN QFN (4x4)



Note: See Table 4 for location of all peripheral functions.

TABLE 3-16: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

						-		- /			_
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other Resets
Banl	c 31										
F8Ch to FE3h	_	Unimpleme	nted							_	_
FE4h	STATUS_ SHAD	-	—	—	—	—	Z	DC	С	xxx	uuu
FE5h	WREG_ SHAD	Working Re	gister Shadow	1						XXXX XXXX	uuuu uuuu
FE6h	BSR_SHAD	—	—	_	Bank Select Re	egister Shadow				x xxxx	u uuuu
FE7h	PCLATH_ SHAD	—	Program Cou	unter Latch High F	Register Shadov	1				-xxx xxxx	-uuu uuuu
FE8h	FSR0L_ SHAD	Indirect Data	a Memory Ado	dress 0 Low Point	er Shadow					XXXX XXXX	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Data	a Memory Ado	dress 0 High Poin	ter Shadow					XXXX XXXX	uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Data	a Memory Ado	dress 1 Low Point	er Shadow					XXXX XXXX	uuuu uuuu
FEBh	FSR1H_ SHAD	Indirect Data Memory Address 1 High Pointer Shadow								XXXX XXXX	սսսս սսսս
FECh	_	Unimplemented								—	—
FEDh	STKPTR	— — Current Stack Pointer							1 1111	1 1111	
FEEh	TOSL	Top of Stack	Low byte							XXXX XXXX	uuuu uuuu
FEFh	TOSH	—	Top of Stack	High Byte						-xxx xxxx	-uuu uuuu

Legend: x = unknown; u = unchanged; q = value depends on condition; - = unimplemented, read as '0'; r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: Unimplemented, read as '1'.

2: PIC16(L)F1768/9 only.

3: PIC16(L)F1764/5 only.

4: Unimplemented on PIC16LF1764/5/8/9.

Register Definitions: Interrupt Control 7.6

R/W-0/	0 R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0				
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF ⁽¹⁾				
bit 7							bit 0				
Legend:											
R = Reada		W = Writable									
u = Bit is u	•	x = Bit is unk		•	mented bit, read						
'1' = Bit is	set	'0' = Bit is cle	ared	-n/n = Value	at POR and BO	R/Value at all o	ther Resets				
bit 7	GIE: Global	Interrupt Enable	e bit								
		all active interru	upts								
bit 6	PEIE: Periph	neral Interrupt E	nable bit								
		all active periph all peripheral in		3							
bit 5	TMR0IE: Tin	ner0 Overflow I	nterrupt Enabl	e bit							
		the Timer0 inte the Timer0 inte									
bit 4	INTE: INT E	xternal Interrupt	Enable bit								
		the INT externa									
		the INT externa									
bit 3		rupt-On-Change									
		1 = Enables the Interrupt-On-Change 0 = Disables the Interrupt-On-Change									
bit 2		ner0 Overflow Ir	•	it							
		egister has over gister did not o									
bit 1	INTF: INT EX	xternal Interrupt	Flag bit								
		external interru external interru		ır							
bit 0	IOCIF: Interr	upt-On-Change	Interrupt Flag	g bit ⁽¹⁾							
	 1 = When at least one of the Interrupt-On-Change pins changed state 0 = None of the Interrupt-On-Change pins have changed state 										
Note 1:	 The IOCIF Flag bit is read-only and cleared when all the Interrupt-On-Change flags in the IOCxF regist have been cleared by software. 										
Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.										

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

8.3 Register Definitions: Voltage Regulator Control

REGISTER 8-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1
—	—	—	_	—	_	VREGPM	r
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	r = Reserved bit
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-2 Unimplemented: Read as '0'

VREGPM: Voltage Regulator Power Mode Selection bit

- 1 = Low-Power Sleep mode is enabled in Sleep⁽²⁾
 - Draws lowest current in Sleep, slower wake-up.
- 0 =Normal Power mode is enabled in Sleep⁽²⁾
- Draws higher current in Sleep, faster wake-up.

bit 0 **Reserved:** Read as '1'. Maintain this bit set.

Note 1: PIC16F1764/5/8/9 only.

bit 1

2: See Section 36.0 "Electrical Specifications".

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	101
IOCAP					IOCAP	<5:0>			162
IOCAN	—				IOCAN	<5:0>			162
IOCAF	—	—			IOCAF	<5:0>			163
IOCBP ⁽¹⁾		IOCB	P<7:4>		—	—	—	—	163
IOCBN ⁽¹⁾		IOCBI	√ <7:4>		—	—	_	—	164
IOCBF ⁽¹⁾		IOCB	-<7:4>		—	—	—	—	164
IOCCP	IOCCP<	<7:6>(1)		165					
IOCCN	IOCCN<	<7:6> ⁽¹⁾	IOCCN<5:0>						
IOCCF	IOCCF<	<7:6> ⁽¹⁾	IOCCF<5:0>						
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	102
PIE2	OSFIE	C2IE	C1IE	_	BCL1IE	C4IE ⁽¹⁾	C3IE ⁽¹⁾	CCP2IE ⁽¹⁾	103
PIE3	PWM6IE ⁽¹⁾	PWM5IE	COG1IE	ZCDIE	COG2IE ⁽¹⁾	CLC3IE	CLC2IE	CLC1IE	104
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	105
PIR2	OSFIF	C2IF	C1IF	_	BCL1IF	C4IF ⁽¹⁾	C3IF ⁽¹⁾	CCP2IF ⁽¹⁾	106
PIR3	PWM6IF ⁽¹⁾	PWM5IF	COG1IF	ZCDIF	COG2IF ⁽¹⁾	CLC3IF	CLC2IF	CLC1IF	107
STATUS	—	_	_	TO	PD	Z	DC	С	27
VREGCON ⁽²⁾	—	_		_			VREGPM	r	112
WDTCON	—	_		V	VDTPS<4:0>	>		SWDTEN	115

Legend: — = unimplemented location, read as '0'; r = Reserved bit. Shaded cells are not used in Power-Down mode.

Note 1: PIC16(L)F1768/9 only.

2: PIC16F1764/5/8/9 only.

REGISTER 13-9: IOCCF: INTERRUPT-ON-CHANGE PORTC FLAG REGISTER

[1
R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
			IOCCF	<7:0> ⁽¹⁾			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared	HS = Hardwa	re Settable bit		

bit 7-0 **IOCCF<7:0>:** Interrupt-On-Change PORTC Flag bits⁽¹⁾

1 = An enabled change was detected on the associated pin Set when IOCCPx = 1 and a rising edge was detected on RCx, or when IOCCNx = 1 and a falling edge was detected on RCx

0 = No change was detected or the user cleared the detected change

Note 1: Bits<7:6> are available on PIC16(L)F1768/9 only.

TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
	_	_	ANSA4	—		ANSA<2:0>	•	137
ANSB<7:4>				—	—		_	143
ANSC<	<7:6> ⁽¹⁾	—	_		ANSC	<3:0>		148
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	101
	_			IOCA	-<5:0>		•	163
	_			IOCAN	√<5:0>	162		
	_			IOCAF	IOCAP<5:0>			
	IOCBF	<7:4>			_	_		164
	IOCBN	<7:4>		_	_	_	_	164
	IOCBP	<7:4>		_	_	_	_	163
IOCCF.	<7:6>(1)			IOCCF<5:0>				166
IOCCN [.]	<7:6> ⁽¹⁾			IOCCI	√<5:0>			165
IOCCP-	<7:6> ⁽¹⁾			IOCCI	D<5:0>			165
_	_	TRISA	<5:4>	(2)	TRISA<2:0>			136
TRISB<7:4>			_	—	_	—	142	
TRISC	<7:6> ⁽¹⁾			TRISC<5:0>				147
	ANSC GIE — — — — IOCCF IOCCN IOCCP	— — ANSC<7:6> ⁽¹⁾ GIE PEIE — — — — — — IOCBN· IOCCF<7:6> ⁽¹⁾ IOCCN<7:6> ⁽¹⁾ IOCCP<7:6> ⁽¹⁾ IOCCP<7:6> ⁽¹⁾	Image: matrix of the second state in the s	Image: matrix of the second structure Image: matrix of the second structure ANSA4 ANSC<7:6> ⁽¹⁾ — — ANSC<7:6> ⁽¹⁾ — — GIE PEIE TMR0IE INTE — — — — — — — — — — — — — — — — — — — — — — — — — — — — IOCBF<7:4> IOCCBP<7:4> IOCCP IOCCP<7:6> ⁽¹⁾ — — IOCCP<7:6> ⁽¹⁾ — — — — — TRISA<5:4>	$\begin{array}{c c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \end{tabular} \\ \hline \end{tabular} $	$\begin{array}{c c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Interrupt-On-Change.

Note 1: PIC16(L)F1768/9 only.

2: Unimplemented, read as '1'.

15.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to Section 16.0 "Analog-to-Digital Converter (ADC) Module" for detailed information.

15.4 ADC Acquisition Time


To ensure accurate temperature measurements, the user must wait at least 200 μs after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 μs between sequential conversions of the temperature indicator output.

TABLE 15-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR


Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDFV	R<1:0>	ADFV	R<1:0>	169

Legend: Shaded cells are unused by the temperature indicator module.

FIGURE 16-4: ANALOG INPUT MODEL







20.9 Register Definitions: ZCD Control

Long bit name prefixes for the Zero-Cross Detect peripheral are shown in Table 20-1. Refer to **Section 1.1.2.2** "Long Bit Names" for more information

TABLE 20-1: BIT NAME PREFIXES

Peripheral	Bit Name Prefix
ZCD1	ZCD1

REGISTER 20-1: ZCDxCON: ZERO-CROSS DETECTION x CONTROL REGISTER

R/W-0/0	U-0	R-x/x	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
EN ⁽¹⁾	—	OUT	POL	—	—	INTP	INTN
bit 7							bit 0

Legend:										
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'							
u = Bit is unch	anged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is set		'0' = Bit is cleared	q = value depends on configuration bits							
bit 7	EN: Zero-Cr	oss Detection Enable bit ⁽¹)							
			D pin is forced to output to source and sink current							
	0 = Zero-Cr	= Zero-Cross Detect is disabled; ZCD pin operates according to PPS and TRISx controls								
bit 6	Unimpleme	nted: Read as '0'								
bit 5	OUT: Zero-C	Cross Detection Logic Leve	el bit							
	POL bit = 0:									
		1 = ZCD pin is sinking current								
	0 = ZCD pin is sourcing current									
	$\frac{\text{POL bit} = 1:}{1 = 700 \text{ pir}}$									
	 1 = ZCD pin is sourcing current 0 = ZCD pin is sinking current 									
bit 4		Cross Detection Logic Out	put Polarity bit							
		ZCD logic output is inverted								
	0 = ZCD logic output is not inverted									
bit 3-2	Unimpleme	nted: Read as '0'								
bit 1	INTP: Zero-	Cross Positive Edge Interr	upt Enable bit							
	1 = ZCDIF	pit is set on low-to-high Ol	JT transition							
	0 = ZCDIF bit is unaffected by low-to-high OUT transition									
bit 0	INTN: Zero-Cross Negative Edge Interrupt Enable bit									
	1 = ZCDIF b	oit is set on high-to-low Ol	JT transition							
	0 = ZCDIF I	pit is unaffected by high-to	-low OUT transition							
Note 1: The	EN bit bas n	c effect when the \overline{ZCD} Co	nfiguration bit is cleared							

Note 1: The EN bit has no effect when the ZCD Configuration bit is cleared.

21.2 Register Definitions: Option Register

REGISTER 21-1: OPTION_REG: OPTION REGISTER

R/W-1/1	R/W-1/1	R/V	V-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1	1/1	R/W-1/1
WPUEN	INTEDG	TMF	ROCS	TMR0SE	PSA		PS<2:0)>	
bit 7			•						bit 0
Legend:									
R = Readable	bit	VV = V	Vritable bi	t					
u = Bit is unch	anged	x = Bi	t is unkno	wn	U = Unimplei	mented bit, re	ead as '0'		
'1' = Bit is set		'0' = E	Bit is clear	ed	-n/n = Value	at POR and	BOR/Value a	t all othe	r Resets
bit 7	WPUEN: W		Lin Enchi	o hit					
DIL 7					MCLR, if it is	onabled)			
					al WPUx latch				
bit 6	INTEDG: In	nterrupt E	dge Seled	ct bit					
	1 = Interrup		0 0						
	0 = Interrup		• •	•					
bit 5	TMR0CS: 1			ce Select bit					
	1 = Transitio			lock (Fosc/4)				
bit 4	TMR0SE: T		•)				
			•	ransition on	T0CKI nin				
				ransition on					
bit 3	PSA: Preso	aler Assi	gnment b	it					
				to the Timer					
			•	ne Timer0 mo	odule				
bit 2-0	PS<2:0>: P	rescaler	Rate Sele	ect bits					
	В	it Value	Timer0 Ra	ate					
		000	1:2						
		001 010	1:4 1:8						
		011	1:16						
		100	1:32						
		101	1 : 64 1 : 128						
		110 111	1 : 256						
TABLE 21-1:	SUMMA	RY OF F	REGISTE	RS ASSO		H TIMER0			

INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	101
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS<2:0>			214
TMR0 Timer0 Module Register								212*	
TRISA	_	_	TRISA	\<5:4>	(1)	TRISA2	TRISA2 TRISA<1:0>		136

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

* Page provides register information.

Note 1: Unimplemented, read as '1'.

22.3 Timer1 Prescaler

Timer1 has four prescaler options, allowing 1, 2, 4 or 8 divisions of the clock input. The CKPS<1:0> bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

22.4 Timer1 (Secondary) Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built in between pins, SOSCI (input) and SOSCO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the OSCEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note: The oscillator requires a start-up and stabilization time before use. Thus, OSCEN should be set and a suitable delay observed prior to using Timer1. A suitable delay similar to the OST delay can be implemented in software by clearing the TMR1IF bit then presetting the TMR1H:TMR1L register pair to FC00h. The TMR1IF flag will be set when 1024 clock cycles have elapsed, thereby indicating that the oscillator is running and reasonably stable.

22.5 Timer1 Operation in Asynchronous Counter Mode

If the control bit, SYNC of the T1CON register, is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt-on-overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 22.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to
	asynchronous operation, it is possible to
	skip an increment. When switching from
	asynchronous to synchronous operation,
	it is possible to produce an additional
	increment.

22.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

22.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

22.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 22-3 for timing details.

TABLE 22-3 :	TIMER1 GATE ENABLE
	SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
\uparrow	0	0	Counts
\uparrow	0	1	Holds Count
\uparrow	1	0	Holds Count
\uparrow	1	1	Counts

FIGURE 22-6:	TIMER1 GATE SINGLE	E-PULSE AND TOGGLE COMBINED MODE	
TMR1GE			
T1GPOL			
T1GSPM			
T1GTM			
T1GG <u>O/</u> DONE	✓ Set by Software Counting Enabled of Rising Edge of T10	Cleared by Hardware ← Cleared by Hardware Falling Edge of T1GV	∍ on √AL
t1g_in			
т1С <u>К</u> І			
T1GVAL			
Timer1	Ν	N + 1 N + 2 N + 3 N + 4	
TMR1GIF	Cleared by Software	Set by Hardware onCleared by Falling Edge of T1GVALSoftware	Ý

23.6.7 EDGE-TRIGGERED HARDWARE LIMIT ONE-SHOT MODE


In Edge-Triggered Hardware Limit One-Shot modes, the timer starts on the first external signal edge after the ON bit is set and resets on all subsequent edges. Only the first edge after the ON bit is set is needed to start the timer. The counter will resume counting automatically, two clocks after all subsequent external Reset edges. Edge triggers are as follows:

- Rising edge start and Reset (MODE<4:0> = 01100)
- Falling edge start and Reset (MODE<4:0> = 01101)

The timer resets and clears the ON bit when the timer value matches the PRx period value. External signal edges will have no effect until after software sets the ON bit. Figure 23-10 illustrates the rising edge hardware limit one-shot operation.

When this mode is used in conjunction with the CCP then the first starting edge trigger, and all subsequent Reset edges, will activate the PWM drive. The PWM drive will deactivate when the timer matches the CCPRx pulse-width value and stay deactivated until the timer halts at the PRx period match unless an external signal edge resets the timer before the match occurs.


FIGURE 23-10: EDGE-TRIGGERED HARDWARE LIMIT ONE-SHOT MODE TIMING DIAGRAM (MODE<4:0> = 01100)



R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
FIS15 ⁽¹⁾	FIS14	FIS13	FIS12	FIS11	FIS10	FIS9	FIS8
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit				
u = Bit is unch	nanged	x = Bit is unki	nown	U = Unimpler	nented bit, read	l as '0'	
'1' = Bit is set		'0' = Bit is cle	ared	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
bit 7	1 = DSM2 N	x Falling Event 1D2_out is enat 1D2_out has no	oled as a fallin	g event input			
bit 6	FIS14: COG: 1 = DSM1 N	x Falling Event ID1_out is enat ID1_out has no	Input Source ⁻ bled as a fallin	14 Mode bit g event input			
bit 5	1 = CLC3 ou	x Falling Event utput is enabled utput has no eff	as a falling ev	vent input			
bit 4	1 = CLC2 ou	x Falling Event utput is enabled utput has no eff	as a falling ev	vent input			
bit 3	1 = CLC1 ou	x Falling Event utput is enabled utput has no eff	as a falling ev	vent input			
bit 2	1 = PWM6 c	x Falling Event output is enable output has no ef	d as a falling e	event input			
bit 1	1 = PWM5 c	Falling Event Ir output is enable output has no el	d as a falling e	event input			
bit 0	1 = PWM4 c	Falling Event Ir output is enable output has no ef	d as falling ev	ent input			
Note 1: PIC	C16(L)F1768/9	only. Otherwise	e unimplement	ed, read as '0'			

REGISTER 27-8: COGxFIS1: COGx FALLING EVENT INPUT SELECTION REGISTER 1





REGISTER 31-4: MDxCARH: MODULATION x CARRIER HIGH CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—	—	—		CH<3	3:0> ⁽¹⁾	
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable I	bit				
u = Bit is uncha	nged	x = Bit is unkn	iown	U = Unimplen	nented bit, read	l as '0'	
'1' = Bit is set '0' = Bit is cleared -n/n =		-n/n = Value at POR and BOR/Value at all other Resets					
bit 7-4	Unimplemen	ted: Read as '0)'				

	omplemented. Read as 0
bit 3-0	CH<3:0> Modulator Data High Carrier Selection bits ⁽¹⁾
	See Table 31-4.

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

CH<3:0>	High Carrier Source PIC16(L)F1764/5	High Carrier Source PIC16(L)F1768/9
1111	LC3_out	LC3_out
1110	LC2_out	LC2_out
1101	LC1_out	LC1_out
1100	Fixed Low	PWM6_out
1011	PWM5_out	PWM5_out
1010	Fixed Low	PWM4_out
1001	PWM3_out	PWM3_out
1000	Fixed Low	CCP2_out
0111	CCP1_out	CCP1_out
0110	Fixed Low	Fixed Low
0101	Fixed Low	Fixed Low
0100	Fixed Low	Fixed Low
0011	Fixed Low	Fixed Low
0010	HFINTOSC	HFINTOSC
0001	Fosc	Fosc
0000	MDxCHPPS Pin Selection MDxCHPPS Pin Se	

TABLE 31-4: HIGH CARRIER SOURCES

33.3 Register Definitions: EUSART Control

REGISTER 33-1: TX1STA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0			
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D			
bit 7	•	I	1	1	ľ		bit (
Legend:										
R = Readable	e bit	W = Writable	bit							
u = Bit is uncl	nanged	x = Bit is unk	nown	U = Unimple	mented bit, read	as '0'				
'1' = Bit is set		'0' = Bit is cle	ared	-n/n = Value	at POR and BO	R/Value at all o	other Resets			
bit 7		k Source Select	bit							
	Asynchronou	<u>us mode</u> :								
	Don't care.	modo								
	Synchronous	node (clock gei	nerated interna	ally from BRG	1					
		ode (clock from								
bit 6	TX9: 9-Bit Tr	ansmit Enable	bit							
		9-bit transmissi								
		8-bit transmissi								
bit 5		smit Enable bit ⁽	1)							
	1 = Transmi									
b :+ 4	0 = Transmi	ART Mode Sele	at h:t							
bit 4	1 = Synchro									
		onous mode								
bit 3	-	nd Break Chara	cter bit							
	Asynchronou	<u>us mode</u> :								
	1 = Sends Sync Break on next transmission (cleared by hardware upon completion)									
	0 = Sync Break transmission has completed									
	Synchronous Don't care.	<u>s mode</u> :								
bit 2		Baud Rate Sel	ect hit							
	Asynchronou									
	1 = High spectrum									
	0 = Low spe									
	Synchronous Unused in th									
bit 1	TRMT: Trans	mit Shift Regis	ter Status bit							
	1 = TSR is e	•								
	0 = TSR is f									
bit 0	TX9D: Ninth	bit of Transmit	Data							
	Can be addr	ess/data bit or a	a parity bit.							
	REN/CREN ove									

FIGURE 34-2: PICkit[™] PROGRAMMER STYLE CONNECTOR INTERFACE




FIGURE 34-3: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING




TABLE 36-8: OSCILLATOR PARAMETERS

Standard Operating Conditions (unless otherwise stated)									
Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions	
OS08	HFosc	Internal Calibrated HFINTOSC Frequency ⁽¹⁾	±2%		16.0		MHz	VDD = 3.0V, TA = 25°C (Note 2)	
OS08A	MFosc	Internal Calibrated MFINTOSC Frequency ⁽¹⁾	±2%	—	500	—	kHz	VDD = 3.0V, TA = 25°C (Note 3)	
OS09	LFosc	Internal LFINTOSC Frequency	—	—	31	—	kHz	$-40^\circ C \le T A \le +125^\circ C$	
OS10*	Twarm	HFINTOSC Wake-up from Sleep Start-up Time	—	—	3.2	8	μS		
		MFINTOSC Wake-up from Sleep Start-up Time	_	—	24	35	μS		
		LFINTOSC Wake-up from Sleep Start-up Time			0.5	_	ms		

* These parameters are characterized but not tested.


† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.

2: See Figure 37-74: Wake From Sleep, VREGPM = 0. and Figure 37-75: Wake From Sleep, VREGPM = 1.

3: See Figure 37-57: LFINTOSC Frequency, PIC16LF1764/5/8/9 Only. and Figure 37-58: LFINTOSC Frequency, PIC16F1764/5/8/9 Only.





Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.




FIGURE 37-1: IDD, LP Oscillator Mode, Fosc = 32 kHz, PIC16LF1764/5/8/9 Only.




FIGURE 37-2: IDD, LP Oscillator Mode, Fosc = 32 kHz, PIC16F1764/5/8/9 Only.




FIGURE 37-3: IDD, XT Oscillator 4 MHz, PIC16LF1764/5/8/9 Only.




FIGURE 37-4: IDD, XT Oscillator, 4 MHz, PIC16F1764/5/8/9 Only.




FIGURE 37-5: IDD, EC Oscillator LP Mode, Fosc = 32 kHz, PIC16LF1764/5/8/9 Only.




FIGURE 37-6: IDD, EC Oscillator LP Mode, Fosc = 32 kHz, PIC16F1764/5/8/9 Only.

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.




FIGURE 37-85: Temp. Indicator Initial Offset, High Range, Temp. = 20°C, PIC16F1764/5/8/9 Only..




FIGURE 37-86: Temp. Indicator Initial Offset, Low Range, Temp. = 20°C, PIC16F1764/5/8/9 Only.




FIGURE 37-87: Temp. Indicator Initial Offset, Low Range, Temp. = 20°C, PIC16LF1764/5/8/9 Only.




FIGURE 37-88: Temp. Indicator Slope Normalized to 20°C, High Range, VDD = 5.5V, PIC16F1764/5/8/9 Only.




FIGURE 37-89: Temp. Indicator Slope Normalized to 20°C, High Range, VDD = 3.6V, PIC16F1764/5/8/9 Only.




FIGURE 37-90: Temp. Indicator Slope Normalized to 20°C, Low Range, VDD = 3.0V, PIC16F1764/5/8/9 Only.