



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x5b, 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1769t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-3: PIC16(L)F1768/9 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RC6/AN8/OPA2IN0-/SS	RC6	TTL/ST	CMOS	General purpose I/O.
	AN8	AN	_	ADC Channel 8 input.
	OPA2IN0-	AN	_	Operational Amplifier 2 inverting input.
	SS ⁽¹⁾	TTL/ST		SPI Slave Select input.
RC7/AN9/OPA2IN0+	RC7	TTL/ST	CMOS	General purpose I/O.
	AN9	AN	_	ADC Channel 9 input.
	OPA2IN0+	AN	_	Operational Amplifier 2 non-inverting input.
VDD	Vdd	Power	—	Positive supply.
Vss	Vss	Power	_	Ground reference.
OUT ⁽²⁾	C1OUT		CMOS	Comparator 1 output.
	C2OUT		CMOS	Comparator 2 output.
	C3OUT		CMOS	Comparator 3 output.
	C4OUT		CMOS	Comparator 4 output.
	CCP1		CMOS	Compare/PWM1 output.
	CCP2		CMOS	Compare/PWM2 output.
	MD1OUT		CMOS	Data Signal Modulator 1 output.
	MD2OUT		CMOS	Data Signal Modulator 2 output.
	PWM3		CMOS	PWM3 output.
	PWM4		CMOS	PWM4 output.
	PWM5		CMOS	PWM5 output.
	PWM6		CMOS	PWM6 output.
	COG1A		CMOS	Complementary Output Generator 1 Output A.
	COG1B		CMOS	Complementary Output Generator 1 Output B.
	COG1C		CMOS	Complementary Output Generator 1 Output C.
	COG1D		CMOS	Complementary Output Generator 1 Output D.
	COG2A		CMOS	Complementary Output Generator 2 Output A.
	COG2B		CMOS	Complementary Output Generator 2 Output B.
	COG2C		CMOS	Complementary Output Generator 2 Output C.
	COG2D		CMOS	Complementary Output Generator 2 Output D.
	SDA ⁽³⁾		OD	I ² C data output.
	SCK		CMOS	SPI clock output.
	SCL ⁽³⁾		OD	I ² C clock output.
	SDO		CMOS	SPI data output.
	TX		CMOS	EUSART asynchronous TX data out.
	СК		CMOS	EUSART synchronous clock out.
	DT ⁽³⁾		CMOS	EUSART synchronous data output.
	CLC1OUT		CMOS	Configurable Logic Cell 1 output.
	CLC2OUT		CMOS	Configurable Logic Cell 2 output.
	CLC3OUT		CMOS	Configurable Logic Cell 3 output.

Legend:AN = Analog input or outputCMOS = CMOS compatible input or outputOD = Open-DrainTTL = TTL compatible inputST = Schmitt Trigger input with CMOS levelsI²C = Schmitt Trigger input with I²CHV = High VoltageXTAL = Crystal levels

Note 1: Default peripheral input. Alternate pins can be selected as the peripheral input with the PPS Input Selection registers.
 All pin digital outputs default to PORT latch data. Alternate outputs can be selected as peripheral digital outputs with the PPS Output Selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

REGISTER 4-2: CONFIG2: CONFIGURATION WORD 2 (CONTINUED)

bit 1-0 WRT<1:0>: Flash Memory Self-Write Protection bits

4 kW Flash Memory (PIC16(L)F1764/8):

- 11 = Off Write protection is off
- 10 = Boot 0000h to 01FFh are write-protected, 0200h to 0FFFh may be modified by PMCON control
- 01 = Half 0000h to 07FFh are write-protected, 0800h to 0FFFh may be modified by PMCON control
- 00 = All 0000h to 0FFFh are write-protected, no addresses may be modified by PMCON control
- 8 kW Flash Memory (PIC16(L)F1765/9):
- 11 = Off Write protection is off
- 10 = Boot 0000h to 01FFh are write-protected, 0200h to 1FFFh may be modified by PMCON control
- 01 = Half 0000h to 0FFFh are write-protected, 1000h to 1FFFh may be modified by PMCON control
- 00 = All 0000h to 1FFFh are write-protected, no addresses may be modified by PMCON control
- Note 1: The LVP bit cannot be programmed to '0' when Programming mode is entered via LVP.
 - 2: The DEBUG bit in the Configuration Words is managed automatically by device development tools, including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.
 - **3:** See VBOR parameter for specific trip point voltages.

5.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, ECH, ECM, ECL or EXTRC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources.

The oscillator module can be configured in one of the following clock modes.

- 1. ECL External Clock Low-Power mode (0 MHz to 0.5 MHz).
- ECM External Clock Medium Power mode (0.5 MHz to 4 MHz).
- 3. ECH External Clock High-Power mode (4 MHz to 32 MHz).
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (up to 4 MHz).
- HS High Gain Crystal or Ceramic Resonator mode (4 MHz to 20 MHz).
- 7. EXTRC External Resistor-Capacitor.
- 8. INTOSC Internal Oscillator (31 kHz to 32 MHz).

Clock source modes are selected by the FOSC<2:0> bits in the Configuration Words. The FOSCx bits determine the type of oscillator that will be used when the device is first powered.

The ECH, ECM and ECL Clock modes rely on an external logic level signal as the device clock source. The LP, XT and HS Clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The EXTRC Clock mode requires an external resistor and capacitor to set the oscillator frequency.

The Internal Oscillator Block (INTOSC) produces low, medium and high-frequency clock sources, designated LFINTOSC, MFINTOSC and HFINTOSC (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these three clock sources.

5.2.1.6 External RC Mode

The external Resistor-Capacitor (EXTRC) mode supports the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required.

The RC circuit connects to OSC1. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in the Configuration Words.

Figure 5-6 shows the external RC mode connections.

FIGURE 5-6: EXTERNAL RC MODES



The RC oscillator frequency is a function of the supply voltage, the Resistor (REXT) and Capacitor (CEXT) values, and the operating temperature. Other factors affecting the oscillator frequency are:

- · Threshold voltage variation
- · Component tolerances
- Packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the Internal Oscillator Block as the system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run time. See Section 5.3 "Clock Switching" for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in the Configuration Words.

The Internal Oscillator Block has two independent oscillators and a dedicated Phase-Locked Loop (HFPLL) that can produce one of three internal system clock sources.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The HFINTOSC source is generated from the 500 kHz MFINTOSC source and the dedicated Phase-Locked Loop, HFPLL. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- The MFINTOSC (Medium Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- 3. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PWM6IF ⁽¹⁾	PWM5IF	COG1IF	ZCDIF	COG2IF ⁽¹⁾	CLC3IF	CLC2IF	CLC1IF
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit				
u = Bit is uncl	hanged	x = Bit is unkr	nown	U = Unimplen	nented bit, read	as '0'	
'1' = Bit is set	:	'0' = Bit is clea	ared	-n/n = Value a	at POR and BOI	R/Value at all o	ther Resets
			(4)				
bit 7	PWM6IF: PW	M6 Interrupt F	lag bit ⁽¹⁾				
	1 = Interrupt i 0 = Interrupt i	s pending s not pending					
bit 6	PWM5IF: PW	M5 Interrupt F	lag bit				
	1 = Interrupt i	s pending	0				
	0 = Interrupt i	s not pending					
bit 5	COG1IF: CO	G1 Auto-Shutd	own Interrupt	Flag bit			
	1 = Interrupt i	s pending					
hit 4		S not penuing Cross Detectio	n Interrunt Els	a hit			
Dit 4	1 = Interrupt i	s pending	in interrupt i id	ag bit			
	0 = Interrupt i	s not pending					
bit 3	COG2IF: CO	G2 Auto-Shutd	own Interrupt	Flag bit ⁽¹⁾			
	1 = Interrupt i	s pending					
	0 = Interrupt i	s not pending					
bit 2	CLC3IF: CLC	3 Interrupt Flag	g bit				
	0 = Interrupt i	s not pendina					
bit 1	CLC2IF: CLC	2 Interrupt Flag	a bit				
	1 = Interrupt i	s pending	5				
	0 = Interrupt i	s not pending					
bit 0	CLC1IF: CLC	1 Interrupt Flag	g bit				
	1 = Interrupt i	s pending					
	0 – mierrupi i	s not penuing					
Note 1: Plo	C16(L)F1768/9 o	only.					

REGISTER 7-7: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 13-3. ICODA, INTERROT FOR ON ANOL FOR TO REGATIVE EDGE REGISTER	REGISTER 13-5:	IOCBN: INTERRUPT-ON-CHANGE PORTB NEGATIVE EDGE REGISTER ⁽¹⁾	1
--	----------------	--	---

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0		
	IOCBI	N<7:4>			—	—	—		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit									
u = Bit is unch	nanged	x = Bit is unkr	nown	U = Unimplemented bit, read as '0'					
'1' = Bit is set '0' = Bit is cleared				-n/n = Value at POR and BOR/Value at all other Resets					
bit 7-4	IOCBN<7:4	: Interrupt-On-0	Change PORT	TB Negative Ed	dge Enable bits				
	 1 = Interrupt-On-Change is enabled on the pin for a negative going edge; IOCBFx bit and IOCIF flag will be set upon edge detection 								

0 = Interrupt-On-Change is disabled for the associated pin

bit 3-0 Unimplemented: Read as '0'

Note 1: PIC16(L)F1768/9 only.

REGISTER 13-6: IOCBF: INTERRUPT-ON-CHANGE PORTB FLAG REGISTER⁽¹⁾

R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	U-0	U-0	U-0	U-0	
	IOCBF	<7:4>		—	_	_	—	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other		ther Resets		
'1' = Bit is set '0' = Bit is cleared			ared	HS = Hardware Settable bit				
bit 7-4	IOCBF<7:4>:	Interrupt-On-C	hange PORT	B Flag bits				
1 = An enabled change was detected on the associated pin Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling								

Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was detected on RBx.
 0 = No change was detected or the user cleared the detected change

bit 3-0 Unimplemented: Read as '0'

Note 1: PIC16(L)F1768/9 only.

R/W/HC-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ON ⁽¹⁾		CKPS<2:0>			OUTP	S<3:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	HC = Hardwa	re Clearable bi	it	
bit 7	ON: Timerx (1 = Timerx i 0 = Timerx i	Dn bit s on s off; all counte	set				
bit 6-4	CKPS<2:0>: Timer2 Type Clock Prescale Select bits 111 = 1:128 Prescaler 110 = 1:64 Prescaler 101 = 1:32 Prescaler 100 = 1:16 Prescaler 011 = 1:8 Prescaler 010 = 1:4 Prescaler						
bit 3-0	001 = 1:2 Pr 000 = 1:1 Pr OUTPS<3:0>	rescaler rescaler >: Timerx Outpu	it Postscaler S	Select bits			
	1111 = 1:16 1110 = 1:15 1101 = 1:14 1100 = 1:13 1011 = 1:12 1010 = 1:11 1000 = 1:11 1000 = 1:19 0111 = 1:8 F 0110 = 1:7 F 0101 = 1:6 F 0101 = 1:4 F 0010 = 1:3 F 0011 = 1:4 F 0010 = 1:1 F 0001 = 1:2 F	Postscaler Postscaler					

REGISTER 23-2: TxCON: TIMERx CONTROL REGISTER

Note 1: In certain modes, the ON bit will be auto-cleared by hardware. See Section 23.6 "Operation Examples".

26.7 Register Definitions: PWM Control

Long bit name prefixes for the 16-bit PWM peripherals are shown in Table 26-1. Refer to **Section 1.1 "Register and Bit Naming Conventions**" for more information.

TABLE 26-1: BIT NAME PREFIXES

Peripheral	Bit Name Prefix			
PWM5	PWM5			
PWM6 ⁽¹⁾	PWM6			

Note 1: PIC16(L)F1768/9 devices only.

REGISTER 26-1: PWMxCON: PWMx CONTROL REGISTER

R/W-0/0	U-0	R/HS/HC-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0
EN	—	OUT	POL	MOD	E<1:0>		_
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable bi	t				
HC = Hardware	Clearable bit	HS = Hardware	Settable bit	U = Unimplem	ented bit, read	as '0'	
'1' = Bit is set		'0' = Bit is clear	ed	-n/n = Value at	t POR and BOF	R/Value at all o	ther Resets
bit 7	EN: PWMx Mo	dule Enable bit					
	1 = Module is	enabled					
	0 = Module is	disabled					
bit 6	Unimplemente	ed: Read as '0'					
bit 5	OUT: Output S	tate of the PWM	k Module bit				
bit 4	POL: PWMx O	utput Polarity Co	ontrol bit				
	1 = PWMx out	put active state i	s low				
	0 = PWMx out	put active state i	s high				
bit 3-2	MODE<1:0>: F	PWMx Mode Cor	ntrol bits				
	11 = Center-A	ligned mode					
	10 = loggle O	In Match mode					
	00 = Standard	PWM mode					
bit 1-0	Unimplemente	ed: Read as '0'					

27.8.1 FALLING EVENT BLANKING OF RISING EVENT INPUTS

The falling event blanking counter inhibits rising event inputs from triggering a rising event. The falling event blanking time starts when the rising_event output drive goes false.

The falling event blanking time is set by the value contained in the COGxBLKF register (Register 27-17). Blanking times are calculated using the formula shown in Equation 27-1.

When the COGxBLKF value is zero, falling event blanking is disabled and the blanking counter output is true, thereby, allowing the event signal to pass straight through to the event trigger circuit.

27.8.2 RISING EVENT BLANKING OF FALLING EVENT INPUTS

The rising event blanking counter inhibits falling event inputs from triggering a falling event. The rising event blanking time starts when the falling_event output drive goes false.

The rising event blanking time is set by the value contained in the COGxBLKR register (Register 27-16).

When the COGxBLKR value is zero, rising event blanking is disabled and the blanking counter output is true, thereby, allowing the event signal to pass straight through to the event trigger circuit.

27.8.3 BLANKING TIME UNCERTAINTY

When the rising and falling sources that trigger the blanking counters are asynchronous to the COG_clock, it creates uncertainty in the blanking time. The maximum uncertainty is equal to one COG_clock period. Refer to Equation 27-1 and Example 27-1 for more detail.

27.9 Phase Delay

It is possible to delay the assertion of either, or both, the rising event and falling events. This is accomplished by placing a non-zero value in COGxPHR or COGxPHF phase-delay count registers, respectively (Register 27-18 and Register 27-19). Refer to Figure 27-10 for COG operation with CCP1 and phase delay. The delay from the input rising event signal switching to the actual assertion of the events is calculated the same as the dead-band and blanking delays. Refer to Equation 27-1.

When the phase-delay count value is zero, phase delay is disabled and the phase-delay counter output is true, thereby, allowing the event signal to pass straight through to the complementary output driver flop.

27.9.1 CUMULATIVE UNCERTAINTY

It is not possible to create more than one COG_clock of uncertainty by successive stages. Consider that the phase-delay stage comes after the blanking stage, the dead-band stage comes after either the blanking or phase-delay stages, and the blanking stage comes after the dead-band stage. When the preceding stage is enabled, the output of that stage is necessarily synchronous with the COG_clock, which removes any possibility of uncertainty in the succeeding stage.

EQUATION 27-1: PHASE, DEAD-BAND AND BLANKING TIME CALCULATION

	$T_{\min} = \frac{Coun}{F_{COG_{eq}}}$	slock					
	$T_{\text{max}} = \frac{\text{Count} + 1}{F_{COG_clock}}$						
Also:	$T_{\text{uncertainty}} = T_{\text{max}} - T_{\text{min}}$ $T_{\text{uncertainty}} = \frac{1}{F_{COG}}$ clock						
Where:							
	Т	Count					
Rising	Phase Delay	COGxPHR					
Ealling Phase Delay COGxPHE							

Falling Phase Delay	COGxPHF
Rising Dead Band	COGxDBR
Falling Dead Band	COGxDBF
Rising Event Blanking	COGxBLKR
Falling Event Blanking	COGxBLKF

Note: All inputs to the COG should be treated as asynchronous for the purpose of determining blanking, phase delay, and dead-band delay uncertainty. One clock of uncertainty may occur as a result of signal path length differences between the source signal, such as a PWM output, and the source clock, such as Fosc, even though they both use the system clock as a timing source. The uncertainty is more evident at high frequencies and high temperature. <u>Work around</u> When possible, choose timing source

When possible, choose timing source frequencies less than 20 MHz. Use the asynchronous delay chain for dead-band delay.

27.10.3 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to resume operation:

- Software controlled
- Auto-restart

The restart method is selected with the ARSEN bit of the COGxASD0 register. Waveforms of a software controlled automatic restart are shown in Figure 27-15.

27.10.3.1 Software Controlled Restart

When the ARSEN bit of the COGxASD0 register is cleared, software must clear the ASE bit to restart COG operation after an auto-shutdown event.

The COG will resume operation on the first rising event after the ASE bit is cleared. Clearing the shutdown state requires all selected shutdown inputs to be false; otherwise, the ASE bit will remain set.

27.10.3.2 Auto-Restart

When the ARSEN bit of the COGxASD0 register is set, the COG will restart from the auto-shutdown state automatically.

The ASE bit will clear automatically and the COG will resume operation on the first rising event after all selected shutdown inputs go false.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
RIS7	RIS6	RIS5	RIS4	RIS3	RIS2	RIS1	RIS0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit				
u = Bit is unch	anged	x = Bit is unk	nown	U = Unimpler	mented bit, read	as '0'	
'1' = Bit is set		'0' = Bit is cle	ared	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
bit 7	RIS7: COGx	Rising Event Ir	nput Source 7	Enable bit			
	1 = PWM3 or	utput is enable	d as a rising e	vent input			
hit C		Diaina Event la	nect on the hs	Enchlo hit			
DIL 6	1 = CCP2 ou	Rising Event in	iput Source o	ent input			
	0 = CCP2 out	itput has no eff	fect on the risi	ng event			
bit 5	RIS5: COGx	Rising Event Ir	nput Source 5	Enable bit			
	1 = CCP1 ou	itput is enabled	d as a rising ev	/ent input			
	0 = CCP1 ou	itput has no eff	fect on the risi	ng event			
bit 4	RIS4: COGx	Rising Event Ir	nput Source 4	Enable bit			
	1 = Compara	ator 4 output is	enabled as a	rising event inp	out		
h:10		itor 4 output na	as no effect on	The rising even	nt		
DIT 3	$\mathbf{RIS3:} \mathbf{COGX}$	RISING EVENT IN	appled as a	Enable bit	out		
	0 = Compara	ator 3 output is	as no effect on	the rising event in	nt		
bit 2	RIS2: COGx	Rising Event Ir	nput Source 2	Enable bit			
	1 = Compara	ator 2 output is	enabled as a	rising event inp	out		
	0 = Compara	ator 2 output ha	as no effect on	the rising eve	nt		
bit 1	RIS1: COGx	Rising Event Ir	nput Source 1	Enable bit			
	1 = Compara	tor 1 output is	enabled as a	rising event inp	out		
	0 = Compara	ator 1 output ha	as no effect on	the rising eve	nt		
bit 0	RISO: COGx	Rising Event Ir	nput Source 0	Enable bit			
	\perp = Pin selec	ted with COG	(INPPS registed)	er is enabled a er has no effec	s rising event in t on the rising e	put vent	
						vont	

REGISTER 27-3: COGxRIS0: COGx RISING EVENT INPUT SELECTION REGISTER 0

REGISTER 28-11: CLCxDATA: CLCx DATA OUTPUT

U-0	U-0	U-0	U-0	U-0	R-0	R-0 R-0	
—	—	— — — — MLC300		MLC3OUT	MLC2OUT	MLC1OUT	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-3	Unimplemented: Read as '0'
bit 2	MLC3OUT: Mirror copy of LC3OUT bit
bit 1	MLC2OUT: Mirror copy of LC2OUT bit
bit 0	$\ensuremath{\text{MLC10UT}}$: Mirror copy of LC10UT bit

TABLE 28-4: SUMMARY OF REGISTERS ASSOCIATED WITH CLCx

Name	Bit7	Bit6	Bit5	Bit4	Blt3	Bit2	Bit1	Bit0	Register on Page
ANSELA	_	_	_	ANSA4	—	ANSA<2:0>			137
ANSELB ⁽¹⁾		ANSE	3<7:4>		—				143
ANSELC	ANSC<	<7:6> ⁽¹⁾	_	_		ANSC	<3:0>		148
CLCxCON	EN	—	OUT	INTP	INTN		MODE<2:0>		338
CLCDATA	_	_	_	_	—	MLC3OUT	MLC2OUT	MLC10UT	345
CLCxGLS0	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	341
CLCxGLS1	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	342
CLCxGLS2	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	343
CLCxGLS3	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	344
CLCxPOL	POL	—	_	—	G4POL	G3POL	G2POL	G1POL	339
CLCxSEL0	_	_			D1S•	<5:0>			340
CLCxSEL1					D2S	<5:0>			340
CLCxSEL2					D3S•	<5:0>			340
CLCxSEL3					D4S•	<5:0>			341
CLCxPPS					C	LCxPPS<4:0	>		154, 156
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	101
PIE3	PWM6IE ⁽¹⁾	PWM5IE	COG1IE	ZCDIE	COG2IE ⁽¹⁾	CLC3IE	CLC2IE	CLC1IE	104
PIR3	PWM6IF ⁽¹⁾	PWM5IF	COG1IF	ZCDIF	COG2IF ⁽¹⁾	CLC3IF	CLC2IF	CLC1IF	107
RxyPPS	—	—	_			154			
TRISA	—	_	TRISA	<5:4>	(3)		TRISA<2:0>		136
TRISB ⁽¹⁾		TRISE	3<7:4>		—	—	—	—	142
TRISC	TRISC	<7:6> ⁽¹⁾			TRISC	2<5:0>			147

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for CLCx module.

Note 1: PIC16(L)F1768/9 only.

2: Unimplemented, read as '1'.

31.0 DATA SIGNAL MODULATOR (DSM)

The Data Signal Modulator (DSM) is a peripheral that allows the user to mix a data stream, also known as a modulator signal, with a carrier signal to produce a modulated output.

Both the carrier and the modulator signals are supplied to the DSM module either internally, from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical "AND" operation of both the carrier and modulator signals and then provided to the MDxOUT pin.

The carrier signal is comprised of two distinct and separate signals: a Carrier High (CARH) signal and a Carrier Low (CARL) signal. During the time in which the Modulator (MOD) signal is in a logic high state, the DSM mixes the Carrier High signal with the Modulator signal. When the Modulator signal is in a logic low state, the DSM mixes the Carrier Low signal with the Modulator signal. Using this method, the DSM can generate the following types of key modulation schemes:

- Frequency-Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- On-Off Keying (OOK)

Additionally, the following features are provided within the DSM module:

- Carrier Synchronization
- · Carrier Source Polarity Select
- Carrier Source Pin Disable
- Programmable Modulator Data
- · Modulator Source Pin Disable
- Modulated Output Polarity Select
- Slew Rate Control

Figure 31-1 shows a simplified block diagram of the Data Signal Modulator peripheral.



FIGURE 31-1: SIMPLIFIED BLOCK DIAGRAM OF THE DATA SIGNAL MODULATOR

32.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP clock is much faster than the system clock.

In Slave mode, when MSSP interrupts are enabled, after the master completes sending data, an MSSP interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
ANSELA	_		_	ANSA4	_	— ANSA<2:0>					
ANSELC	ANSC<	<7:6> ⁽²⁾	_	_		ANSC	<3:0>		148		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	101		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	102		
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	105		
RxyPPS	_	_	_			RxyPPS<4:0>	, ,		154		
SSPCLKPPS	_	_	_		SS	PCLKPPS<4	:0>		154, 156		
SSPDATPPS	—	_	—		SS	PDATPPS<4	:0>		154, 156		
SSPSSPPS	_	_	_		S	SPSSPPS<4:)>		154, 156		
SSP1BUF	Synchronous	s Serial Port F	Receive Buffe	r/Transmit Re	egister				380*		
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPN	1<3:0>		426		
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	424		
SSP1STAT	SMP	CKE	D/A	Р	P S R/W UA BF				424		
TRISA	_	_	TRISA	A<5:4>(1) TRISA<2:0>					136		
TRISB ⁽²⁾		TRISE	3<7:4>								
TRISC	TRISC	<7:6> ⁽²⁾			TRISC	2<5:0>			147		

TABLE 32-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

* Page provides register information.

Note 1: Unimplemented, read as '1'.

2: PIC16(L)F1768/9 only.

33.3 Register Definitions: EUSART Control

REGISTER 33-1: TX1STA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7		•			•		bit 0
Legend:							
R = Readable	e bit	W = Writable	bit				
u = Bit is uncl	hanged	x = Bit is unkr	nown	U = Unimpler	mented bit, read	as '0'	
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
bit 7	CSRC: Clock	Source Select	bit				
	Asynchronous Don't care.	<u>s mode</u> :					
	<u>Synchronous</u>	mode:					
	1 = Master m 0 = Slave mo	node (clock ger ode (clock from	erated interna external sour	ally from BRG) ce)			
bit 6	TX9: 9-Bit Tra	ansmit Enable I	oit				
	1 = Selects 9)-bit transmissio	on				
	0 = Selects 8	B-bit transmissio	on				
bit 5	TXEN: Transi	mit Enable bit ⁽¹)				
	1 = Transmit	is enabled					
hit 4	SYNC: FUSA	RT Mode Sele	ct hit				
	1 = Synchror	nous mode					
	0 = Asynchro	onous mode					
bit 3	SENDB: Sen	d Break Chara	cter bit				
	Asynchronous	<u>s mode</u> :					
	1 = Sends Sy 0 = Sync Bre	ync Break on n	ext transmissi n has comple	ion (cleared by	hardware upon	completion)	
	Synchronous	mode:		leu			
	Don't care.						
bit 2	BRGH: High	Baud Rate Sel	ect bit				
	Asynchronous	<u>s mode</u> :					
	1 = High spe 0 = Low spee	ed >d					
	Svnchronous	mode:					
	Unused in this	s mode.					
bit 1	TRMT: Transı	mit Shift Regist	er Status bit				
	1 = TSR is ei 0 = TSR is fu	mpty III					
bit 0	TX9D: Ninth b	bit of Transmit	Data				
v	Can be addre	ess/data bit or a	parity bit.				
Note 1: SF	REN/CREN over	rides TXEN in	Sync mode.				

36.2 Standard Operating Conditions

The standard operating con	nditions for any device are defined as:	
Operating Voltage:	$VDDMIN \le VDD \le VDDMAX$	
Operating Temperature:	$IA_MIN \le IA \le IA_MAX$	
VDD – Operating Supply V	Voltage ⁽¹⁾	
PIC16LF1764/5/8/9		
VDDMIN (FO	$DSC \leq 16 \text{ MHz}$)	+1.8V
VDDMIN (FO	DSC > 16 MHz)	+2.5V
VDDMAX		+3.6V
PIC16F1764/5/8/9		
VDDMIN (FO	⊃sc ≤ 16 MHz)	+2.3V
VDDMIN (FO	DSC > 16 MHz)	+2.5V
VDDMAX		+5.5V
TA – Operating Ambient Te	Temperature Range	
Industrial Temperatur	Jre	
TA_MIN		40°C
Та_мах		+85°C
Extended Temperatu	ure	
TA_MIN		40°C
Та_мах		+125°C
Note 1: See Parameter	r D001, DS Characteristics: Supply Voltage.	

TABLE 36-8: OSCILLATOR PARAMETERS

Standar	Standard Operating Conditions (unless otherwise stated)									
Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions		
OS08	HFosc	Internal Calibrated HFINTOSC Frequency ⁽¹⁾	±2%		16.0		MHz	VDD = 3.0V, TA = 25°C (Note 2)		
OS08A	MFosc	Internal Calibrated MFINTOSC Frequency ⁽¹⁾	±2%		500		kHz	VDD = 3.0V, TA = 25°C (Note 3)		
OS09	LFosc	Internal LFINTOSC Frequency	—	_	31	_	kHz	$-40^{\circ}C \leq TA \leq +125^{\circ}C$		
OS10*	Twarm	HFINTOSC Wake-up from Sleep Start-up Time	—	_	3.2	8	μS			
		MFINTOSC Wake-up from Sleep Start-up Time	_	—	24	35	μS			
		LFINTOSC Wake-up from Sleep Start-up Time	_	_	0.5	_	ms			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.

2: See Figure 37-74: Wake From Sleep, VREGPM = 0. and Figure 37-75: Wake From Sleep, VREGPM = 1.

3: See Figure 37-57: LFINTOSC Frequency, PIC16LF1764/5/8/9 Only. and Figure 37-58: LFINTOSC Frequency, PIC16F1764/5/8/9 Only.





PIC16(L)F1764/5/8/9

TABLE 36-27: I²C BUS DATA REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions	
SP100*	Тнідн	Clock High Time	100 kHz mode	4.0		μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6		μS	Device must operate at a minimum of 10 MHz	
			SSP module	1.5 Tcy		Тсү		
SP101*	TLOW	Clock Low Time	100 kHz mode	4.7	_	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	_	μS	Device must operate at a minimum of 10 MHz	
			SSP module	1.5 TCY	_	Тсү		
SP102*	Tr	SDA and SCL Rise Time	100 kHz mode	_	1000	ns		
			400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10-400 pF	
SP103*	TF	SDA and SCL Fall Time	100 kHz mode	—	250	ns		
			400 kHz mode	20 + 0.1 Св	250	ns	CB is specified to be from 10-400 pF	
SP106*	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns		
			400 kHz mode	0	0.9	μS		
SP107*	TSU:DAT	Data Input Setup	100 kHz mode	250	_	ns	(Note 2)	
		Time	400 kHz mode	100		ns		
SP109*	ΤΑΑ	Output Valid from	100 kHz mode	—	3500	ns	(Note 1)	
		Clock	400 kHz mode	—	—	ns		
SP110*	TBUF	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free	
			400 kHz mode	1.3	_	μS	before a new transmission can start	
SP111	Св	Bus Capacitive Load	ding	_	400	pF		

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement, Tsu:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line, TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 37-115: Typical INL Error, VDD = 3.6V, VREF = VDD.



FIGURE 37-116: Typical DAC DNL Error, VDD = 5.0V, VREF = VDD, PIC16F1764/5/8/9 Only.



FIGURE 37-117: Typical DAC INL Error, VDD = 5.0V, VREF = VDD, PIC16F1764/5/8/9 Only.



FIGURE 37-118: ZCD Pin voltage, Typical Measured Values.



FIGURE 37-119: ZCD Response Time Over Voltage, Typical Measured Values.

Package Marking Information (Continued)

20-Lead QFN (4x4x0.9 mm)



Example

