

Welcome to **E-XFL.COM** 

### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details			
Product Status	Obsolete		
Core Processor	PowerPC G2		
Number of Cores/Bus Width	1 Core, 32-Bit		
Speed	166MHz		
Co-Processors/DSP	Communications; RISC CPM		
RAM Controllers	DRAM, SDRAM		
Graphics Acceleration	No		
Display & Interface Controllers	-		
Ethernet	10/100Mbps (3)		
SATA	-		
USB	-		
Voltage - I/O	3.3V		
Operating Temperature	-40°C ~ 105°C (TA)		
Security Features	-		
Package / Case	480-LBGA Exposed Pad		
Supplier Device Package	480-TBGA (37.5x37.5)		
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8260aczumhbb		

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- PowerPC architecture-compliant memory management unit (MMU)
- Common on-chip processor (COP) test interface
- High-performance (6.6–7.65 SPEC95 benchmark at 300 MHz; 1.68 MIPs/MHz without inlining and 1.90 Dhrystones MIPS/MHz with
- Supports bus snooping for data cache coherency
- Floating-point unit (FPU)
- Separate power supply for internal logic and for I/O
- Separate PLLs for G2 core and for the CPM
  - G2 core and CPM can run at different frequencies for power/performance optimization
  - Internal core/bus clock multiplier that provides 1.5:1, 2:1, 2:5:1, 3:1, 3:5:1, 4:1, 5:1, 6:1 ratios
  - Internal CPM/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3:5:1, 4:1, 5:1, 6:1 ratios
- 64-bit data and 32-bit address 60x bus
  - Bus supports multiple master designs
  - Supports single- and four-beat burst transfers
  - 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
  - Supports data parity or ECC and address parity
- 32-bit data and 18-bit address local bus
  - Single-master bus, supports external slaves
  - Eight-beat burst transfers
  - 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- 60x-to-PCI bridge (MPC8265 and MPC8266 only)
  - Programmable host bridge and agent
  - 32-bit data bus, 66 MHz, 3.3 V
  - Synchronous and asynchronous 60x and PCI clock modes
  - All internal address space available to external PCI host
  - DMA for memory block transfers
  - PCI-to-60x address remapping
- System interface unit (SIU)
  - Clock synthesizer
  - Reset controller
  - Real-time clock (RTC) register
  - Periodic interrupt timer
  - Hardware bus monitor and software watchdog timer
  - IEEE Std. 1149.1<sup>TM</sup> standard JTAG test access port
- Twelve-bank memory controller
  - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash and other userdefinable peripherals
  - Byte write enables and selectable parity generation

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



#### **Features**

- Coset removing (programmable by the user)
- Filtering idle/unassigned cells (programmable by the user)
- Performing HEC error detection and single bit error correction (programmable by user)
- Generating loss of cell delineation status/interrupt (LOC/LCD)
- Operates with FCC2 (UTOPIA 8)
- Provides serial loop back mode
- Cell echo mode is provided
- Supports both FCC transmit modes
  - External rate mode—Idle cells are generated by the FCC (microcode) to control data rate.
  - Internal rate mode (sub-rate)—FCC transfers only the data cells using the required data rate.
     The TC layer generates idle/unassigned cells to maintain the line bit rate.
- Supports TC-layer and PMD-WIRE interface (according to the ATM-Forum af-phy-0063.000)
- Cell counters for performance monitoring
  - 16-bit counters count
    - HEC error cells
    - HEC single bit error and corrected cells
    - Idle/unassigned cells filtered
    - Idle/unassigned cells transmitted
    - Transmitted ATM cells
    - Received ATM cells
  - Maskable interrupt is sent to the host when a counter expires
- Overrun (Rx cell FIFO) and underrun (Tx cell FIFO) condition produces maskable interrupt
- May be operated at E1 and DS-1 rates. In addition, xDSL applications at bit rates up to 10 Mbps are supported
- PCI bridge (MPC8265 and MPC8266 only)
  - PCI Specification Revision 2.2 compliant and supports frequencies up to 66 MHz
  - On-chip arbitration
  - Support for PCI to 60x memory and 60x memory to PCI streaming
  - PCI Host Bridge or Peripheral capabilities
  - Includes 4 DMA channels for the following transfers:
    - PCI-to-60x to 60x-to-PCI
    - 60x-to-PCI to PCI-to-60x
    - PCI-to-60x to PCI-to-60x
    - 60x-to-PCI to 60x-to-PCI
  - Includes all of the configuration registers (which are automatically loaded from the EPROM and used to configure the MPC8265) required by the PCI standard as well as message and doorbell registers
  - Supports the I<sub>2</sub>O standard



#### **Electrical and Thermal Characteristics**

Table 2 lists recommended operational voltage conditions.

Table 2. Recommended Operating Conditions<sup>1</sup>

Rating	Symbol		Unit		
Core supply voltage	VDD	1.7 – 1.9 <sup>2</sup>	1.7–2.1 <sup>3</sup>	1.9 –2.2 <sup>4</sup>	V
PLL supply voltage	VCCSYN	1.7 – 1.9 <sup>2</sup>	1.7–2.1 <sup>3</sup>	1.9–2.2 <sup>4</sup>	V
I/O supply voltage	VDDH	3.135 – 3.465			V
Input voltage	VIN	GND (-0.3) - 3.465			V
Junction temperature (maximum)	Tj	105 <sup>5</sup>			°C
Ambient temperature	T <sub>A</sub>	0-70 <sup>5</sup>			°C

Caution: These are the recommended and tested operating conditions. Proper device operating outside of these conditions is not guaranteed.

## NOTE: Core, PLL, and I/O Supply Voltages

VDDH, VCCSYN, and VDD must track each other and both must vary in the same direction—in the positive direction (+5% and +0.1 Vdc) or in the negative direction (-5% and -0.1 Vdc).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V<sub>CC</sub>).

Figure 2 shows the undershoot and overshoot voltage of the 60x and local bus memory interface of the MPC8280. Note that in PCI mode the I/O interface is different.




Figure 2. Overshoot/Undershoot Voltage

<sup>&</sup>lt;sup>2</sup> CPU frequency less than or equal to 200 MHz.

<sup>&</sup>lt;sup>3</sup> CPU frequency greater than 200 MHz but less than 233 MHz.

<sup>&</sup>lt;sup>4</sup> CPU frequency greater than or equal to 233 MHz.

<sup>&</sup>lt;sup>5</sup> Note that for extended temperature parts the range is  $(-40)_{T_A}$  –  $105_{T_{\bar{1}}}$ .



# Table 3. DC Electrical Characteristics<sup>1</sup> (continued)

Characteristic	Symbol	Min	Max	Unit
I <sub>OL</sub> = 5.3mA	V <sub>OL</sub>	_	0.4	V
CS[0-9]	· OL			-
CS(10)/BCTL1				
CS(11)/AP(0)				
BADDR[27–28]				
ALE				
BCTL0				
PWE(0:7)/PSDDQM(0:7)/PBS(0:7)				
PSDA10/PGPL0				
PSDWE/PGPL1				
POE/PSDRAS/PGPL2				
PSDCAS/PGPL3				
PGTA/PUPMWAIT/PGPL4/PPBS				
PSDAMUX/PGPL5				
\[ \lambda \forall \lambda \forall \lambda \forall \lambda \forall \forall \lambda \forall \lambda \forall \fo				
LSDA10/LGPL0/PCI_MODCKH0 <sup>3</sup>				
LSDWE/LGPL1/PCI_MODCKH1 <sup>3</sup>				
LOE/LSDRAS/LGPL2/PCI_MODCKH2 <sup>3</sup>				
LSDCAS/LGPL3/PCI_MODCKH3 <sup>3</sup>				
LGTA/LUPMWAIT/LGPL4/LPBS				
LSDAMUX/LGPL5/PCI_MODCK <sup>3</sup>				
LWR				
MODCK1/AP(1)/TC(0)/BNKSEL(0)				
MODCK2/AP(2)/TC(1)/BNKSEL(1)				
MODCK3/AP(3)/TC(2)/BNKSEL(2)				
$I_{OL} = 3.2 \text{mA}$				
L_A14/PAR <sup>3</sup>				
L_A15/FRAME <sup>3</sup> /SMI				
L_A16/TRDY <sup>3</sup>				
L_A17/IRDY <sup>3</sup> /CKSTP_OUT				
L_A18/STOP <sup>3</sup>				
L_A19/DEVSEL <sup>3</sup>				
L_A20/IDSEL <sup>3</sup>				
L_A21/PERR <sup>3</sup>				
L_A22/SERR <sup>3</sup>				
L_A23/REQ0 <sup>3</sup>				
L_A24/REQ1 <sup>3</sup> /HSEJSW <sup>3</sup>				
L_A25/GNT0 <sup>3</sup>				
L_A26/GNT1 <sup>3</sup> /HSLED <sup>3</sup>				
L_A27/GNT2 <sup>3</sup> /HSENUM <sup>3</sup>				
L_A28/RST <sup>3</sup> /CORE_SRESET				
L_A29/INTA <sup>3</sup>				
L_A30/REQ2 <sup>3</sup>				
L_A31				
LCL_D(0-31)/AD(0-31) <sup>3</sup>				
LCL_DP(0-3)/C/BE(0-3) <sup>3</sup>				
PA[0–31]				
PB[4–31]				
PC[0-31]				
PD[4–31]				
TDO				
				1

The default configuration of the CPM pins (PA[0–31], PB[4–31], PC[0–31], PD[4–31]) is input. To prevent excessive DC current, it is recommended to either pull unused pins to GND or VDDH, or to configure them as outputs.

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



Table 8 lists CPM input characteristics.

Table 8. AC Characteristics for CPM Inputs<sup>1</sup>

Spec N	lumber	Characteristic		Setup (ns)		Hold (ns)	
Max	Min	Gilaracteristic	66 MHz	83 MHz	66 MHz	83 MHz	
sp16a	sp17a	FCC inputs—internal clock (NMSI)	10	8	0	0	
sp16b	sp17b	FCC inputs—external clock (NMSI)	3	2.5	3	2	
sp20	sp21	TDM inputs/SI	15	12	12	10	
sp18a	sp19a	SCC/SMC/SPI/I2C inputs—internal clock (NMSI)	20	16	0	0	
sp18b	sp19b	SCC/SMC/SPI/I2C inputs—external clock (NMSI)	5	4	5	4	
sp22	sp23	PIO/TIMER/IDMA inputs	10	8	3	3	

Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

Note that although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.

Figure 3 shows the FCC external clock.




Figure 3. FCC External Clock Diagram



#### **Electrical and Thermal Characteristics**

Figure 4 shows the FCC internal clock.





Figure 4. FCC Internal Clock Diagram

Figure 5 shows the SCC/SMC/SPI/I<sup>2</sup>C external clock.



Note: There are four possible timing conditions for SCC and SPI:


- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 5. SCC/SMC/SPI/I<sup>2</sup>C External Clock Diagram



#### **Electrical and Thermal Characteristics**

Figure 8 shows PIO, timer, and DMA signals.



Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

Figure 8. PIO, Timer, and DMA Signal Diagram

Table 10 lists SIU input characteristics.

Table 9. AC Characteristics for SIU Inputs<sup>1</sup>

Spec N	Number	Characteristic		p (ns)	Hold (ns)	
Max	Min	Characteristic	66 MHz	83 MHz	66 MHz	83 MHz
sp11	sp10	AACK/ARTRY/TA/TS/TEA/DBG/BG/BR	6	5	0.5	0.5
sp12	sp10	Data bus in normal mode		4	0.5	0.5
sp13	sp10	Data bus in ECC and PARITY modes		6	0.5	0.5
sp14	sp10	DP pins	7	6	0.5	0.5
sp15	sp10	All other pins	5	4	0.5	0.5

Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.



Figure 11 shows signal behavior in MEMC mode.




Figure 11. MEMC Mode Diagram

#### **NOTE**

Generally, all MPC826xA bus and system output signals are driven from the rising edge of the input clock (CLKin). Memory controller signals, however, trigger on four points within a CLKin cycle. Each cycle is divided by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising edge, and T3 at the falling edge, of CLKin. However, the spacing of T2 and T4 depends on the PLL clock ratio selected, as shown in Table 11.

**Table 11. Tick Spacing for Memory Controller Signals** 

PLL Clock Ratio	Tick Spacing (T1 Occurs at the Rising Edge of CLKin)				
PLE CIOCK NATIO	T2	Т3	Т4		
1:2, 1:3, 1:4, 1:5, 1:6	1/4 CLKin	1/2 CLKin	3/4 CLKin		
1:2.5	3/10 CLKin	1/2 CLKin	8/10 CLKin		
1:3.5	4/14 CLKin	1/2 CLKin	11/14 CLKin		

Figure 12 is a graphical representation of Table 11.




Figure 12. Internal Tick Spacing for Memory Controller Signals

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



# 3 Clock Configuration Modes

To configure the main PLL multiplication factor and the core, CPM, and 60x bus frequencies, the MODCK[1–3] pins are sampled while HRESET is asserted. Table 13 lists the eight basic configuration modes. Table 14 lists the other modes that are available by using the configuration pin (RSTCONF) and driving four bits from hardware configuration word on the data bus.

Note that the MPC8265 and the MPC8266 have two additional clocking modes—PCI agent and PCI host. Refer to Section 3.2, "PCI Mode" on page 26 for information.

#### NOTE

Clock configurations change only after POR is asserted.

## 3.1 Local Bus Mode

Table 13 describes default clock modes for the MPC826xA.

MODCK[1-3]	Input Clock Frequency	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency
000	33 MHz	3	100 MHz	4	133 MHz
001	33 MHz	3	100 MHz	5	166 MHz
010	33 MHz	4	133 MHz	4	133 MHz
011	33 MHz	4	133 MHz	5	166 MHz
100	66 MHz	2	133 MHz	2.5	166 MHz
101	66 MHz	2	133 MHz	3	200 MHz
110	66 MHz	2.5	166 MHz	2.5	166 MHz
111	66 MHz	2.5	166 MHz	3	200 MHz

**Table 13. Clock Default Modes** 

Table 14 describes all possible clock configurations when using the hard reset configuration sequence. Note that basic modes are shown in boldface type. The frequencies listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

MODCK_H-MODCK[1-3]	Input Clock Frequency <sup>2,3</sup>	CPM Multiplication Factor <sup>2</sup>	CPM Frequency <sup>2</sup>	Core Multiplication Factor <sup>2</sup>	Core Frequency <sup>2</sup>
0001_000	33 MHz	2	66 MHz	4	133 MHz
0001_001	33 MHz	2	66 MHz	5	166 MHz
0001_010	33 MHz	2	66 MHz	6	200 MHz
0001_011	33 MHz	2	66 MHz	7	233 MHz
0001_100	33 MHz	2	66 MHz	8	266 MHz

Table 14. Clock Configuration Modes<sup>1</sup>

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0

**Clock Configuration Modes** 

Table 14. Clock Configuration Modes<sup>1</sup> (continued)

MODCK_H-MODCK[1-3]	Input Clock Frequency <sup>2,3</sup>	CPM Multiplication Factor <sup>2</sup>	CPM Frequency <sup>2</sup>	Core Multiplication Factor <sup>2</sup>	Core Frequency <sup>2</sup>
1000_001	66 MHz	3.5	233 MHz	3	200 MHz
1000_010	66 MHz	3.5	233 MHz	3.5	233 MHz
1000_011	66 MHz	3.5	233 MHz	4	266 MHz
1000_100	66 MHz	3.5	233 MHz	4.5	300 MHz

<sup>&</sup>lt;sup>1</sup> Because of speed dependencies, not all of the possible configurations in Table 14 are applicable.

## 3.2 PCI Mode

The MPC8265 and the MPC8266 have three clocking modes: local, PCI host, and PCI agent. The clocking mode is set according to three input pins—PCI\_MODE, PCI\_CFG[0], PCI\_MODCK—as shown in Table 15.

Table 15. MPC8265 and MPC8266 Clocking Modes

	Pins		Clocking Mode	PCI Clock Frequency Range
PCI_MODE	PCI_CFG[0]	PCI_MODCK	Clocking wode	(MHZ)
1	_	_	Local bus	_
0	0	0	PCI host	50–66
0	0	1		25–50
0	1	0	PCI agent	50–66
0	1	1		25–50

In addition, note the following:

#### **NOTE: PCI MODCK**

In PCI mode only, PCI\_MODCK comes from the LGPL5 pin and MODCK\_H[0-3] comes from {LGPL0, LGPL1, LGPL2, LGPL3}.

## **NOTE: Tval (Output Hold)**

The minimum Tval = 2 when PCI\_MODCK = 1, and the minimum Tval = 1 when PCI\_MODCK = 0. Therefore, designers should use clock configurations that fit this condition to achieve PCI-compliant AC timing.

#### NOTE

Clock configurations change only after  $\overline{POR}$  is asserted.

The user should choose the input clock frequency and the multiplication factors such that the frequency of the CPU is equal to or greater than 150 MHz and the CPM ranges between 66–233 MHz.

<sup>&</sup>lt;sup>3</sup> Input clock frequency is given only for the purpose of reference. The user should set MODCK\_H-MODCK\_L so that the resulting configuration does not exceed the frequency rating of the user's part.



**Table 19. Clock Configuration Modes in PCI Agent Mode (continued)** 

MODCK_H - MODCK[1-3]	Input Clock Frequency (PCI) <sup>1,2</sup>	CPM Multiplication Factor <sup>1</sup>	CPM Frequency	Core Multiplication Factor	Core Frequency <sup>3</sup>	Bus Division Factor	60x Bus Frequency <sup>4</sup>
0100_100	66/33 MHz	3/6	200 MHz	4.5	300 MHz	3	66 MHz
0101_000 <sup>5</sup>	33 MHz	5	166 MHz	2.5	166 MHz	2.5	66 MHz
0101_001 <sup>5</sup>	33 MHz	5	166 MHz	3	200 MHz	2.5	66 MHz
0101_010 <sup>5</sup>	33 MHz	5	166 MHz	3.5	233 MHz	2.5	66 MHz
0101_011 <sup>5</sup>	33 MHz	5	166 MHz	4	266 MHz	2.5	66 MHz
0101_100 <sup>5</sup>	33 MHz	5	166 MHz	4.5	300 MHz	2.5	66 MHz
0110_000	50/25 MHz	4/8	200 MHz	2.5	166 MHz	3	66 MHz
0110_001	50/25 MHz	4/8	200 MHz	3	200 MHz	3	66 MHz
0110_010	50/25 MHz	4/8	200 MHz	3.5	233 MHz	3	66 MHz
0110_011	50/25 MHz	4/8	200 MHz	4	266 MHz	3	66 MHz
0110_100	50/25 MHz	4/8	200 MHz	4.5	300 MHz	3	66 MHz
0111_000	66/33 MHz	3/6	200 MHz	2	200 MHz	2	100 MHz
0111_001	66/33 MHz	3/6	200 MHz	2.5	250 MHz	2	100 MHz
0111_010	66/33 MHz	3/6	200 MHz	3	300 MHz	2	100 MHz
0111_011	66/33 MHz	3/6	200 MHz	3.5	350 MHz	2	100 MHz
1000_000	66/33 MHz	3/6	200 MHz	2	160 MHz	2.5	80 MHz
1000_001	66/33 MHz	3/6	200 MHz	2.5	200 MHz	2.5	80 MHz
1000_010	66/33 MHz	3/6	200 MHz	3	240 MHz	2.5	80 MHz
1000_011	66/33 MHz	3/6	200 MHz	3.5	280 MHz	2.5	80 MHz
1000_100	66/33 MHz	3/6	200 MHz	4	320 MHz	2.5	80 MHz
1000_101	66/33 MHz	3/6	200 MHz	4.5	360 MHz	2.5	80 MHz
1001_000	66/33 MHz	4/8	266 MHz	2.5	166 MHz	4	66 MHz
1001_001	66/33 MHz	4/8	266 MHz	3	200 MHz	4	66 MHz
1001_010	66/33 MHz	4/8	266 MHz	3.5	233 MHz	4	66 MHz
1001_011	66/33 MHz	4/8	266 MHz	4	266 MHz	4	66 MHz
1001_100	66/33 MHz	4/8	266 MHz	4.5	300 MHz	4	66 MHz
		•		•	•		•
1010_000	66/33 MHz	4/8	266 MHz	2.5	222 MHz	3	88 MHz
			_			_	

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



#### **Pinout**

Figure 14 shows the side profile of the TBGA package to indicate the direction of the top surface view.




Figure 14. Side View of the TBGA Package

Table 21 shows the pinout list of the MPC826xA. Table 20 defines conventions and acronyms used in Table 21.

Symbols used in Table 21 are described in Table 20.

## Table 20. Symbol Legend

Symbol	Meaning
OVERBAR	Signals with overbars, such as TA, are active low.
UTM	Indicates that a signal is part of the UTOPIA master interface.
UTS	Indicates that a signal is part of the UTOPIA slave interface.
UT8	Indicates that a signal is part of the 8-bit UTOPIA interface.
UT16	Indicates that a signal is part of the 16-bit UTOPIA interface.
MII	Indicates that a signal is part of the media independent interface.

**Table 21. Pinout List** 

Pin Name	Ball
BR	W5
BG	F4
ABB/IRQ2	E2
TS	E3
A0	G1
A1	H5
A2	H2
A3	H1
A4	J5
A5	J4
A6	J3
A7	J2

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



**Table 21. Pinout List (continued)** 

Pin Name	Ball
A8	J1
A9	K4
A10	КЗ
A11	K2
A12	K1
A13	L5
A14	L4
A15	L3
A16	L2
A17	L1
A18	M5
A19	N5
A20	N4
A21	N3
A22	N2
A23	N1
A24	P4
A25	P3
A26	P2
A27	P1
A28	R1
A29	R3
A30	R5
A31	R4
ТТО	F1
TT1	G4
TT2	G3
ТТ3	G2
TT4	F2
TBST	D3
TSIZ0	C1
TSIZ1	E4
TSIZ2	D2
TSIZ3	F5
AACK	F3

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



## **Pinout**

Table 21. Pinout List (continued)

Pin Name	Ball			
IRQ3/DP3/CKSTP_OUT/EXT_BR3	D21			
IRQ4/DP4/CORE_SRESET/EXT_BG3	C21			
IRQ5/DP5/TBEN/EXT_DBG3	B21			
ĪRQ6/DP6/CSE0	A21			
IRQ7/DP7/CSE1	E20			
PSDVAL	V3			
TA	C22			
TEA	V5			
GBL/IRQ1	W1			
CI/BADDR29/IRQ2	U2			
WT/BADDR30/IRQ3	U3			
L2_HIT/IRQ4	Y4			
CPU_BG/BADDR31/IRQ5	U4			
CPU_DBG	R2			
CPU_BR	Y3			
CS0	F25			
CS1	C29			
CS2	E27			
CS3	E28			
CS4	F26			
CS5	F27			
F28				
G25				
S8 D29				
CS9	E29			
CS10/BCTL1	F29			
CS11/AP0	G28			
BADDR27	T5			
BADDR28	U1			
ALE	T2			
BCTL0	A27			
PWE0/PSDDQM0/PBS0	C25			
PWE1/PSDDQM1/PBS1	E24			
PWE2/PSDDQM2/PBS2 D24				
PWE3/PSDDQM3/PBS3 C24				

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



## **Pinout**

Table 21. Pinout List (continued)

Pin Name	Ball		
L_A28/RST <sup>1</sup> /CORE_SRESET	AB29		
L_A29/INTA <sup>1</sup>	AB28		
L_A30/REQ2 <sup>1</sup>	P25		
L_A31/DLLOUT <sup>1</sup>	AB27		
LCL_D0/AD0 <sup>1</sup>	H29		
LCL_D1/AD1 <sup>1</sup>	J29		
LCL_D2/AD2 <sup>1</sup>	J28		
LCL_D3/AD3 <sup>1</sup>	J27		
LCL_D4/AD4 <sup>1</sup>	J26		
LCL_D5/AD5 <sup>1</sup>	J25		
LCL_D6/AD6 <sup>1</sup>	K25		
LCL_D7/AD7 <sup>1</sup>	L29		
LCL_D8/AD8 <sup>1</sup>	L27		
LCL_D9/AD9 <sup>1</sup>	L26		
LCL_D10/AD10 <sup>1</sup>	L25		
LCL_D11/AD11 <sup>1</sup>	M29		
LCL_D12/AD12 <sup>1</sup>	M28		
LCL_D13/AD13 <sup>1</sup>	M27		
LCL_D14/AD14 <sup>1</sup>	M26		
LCL_D15/AD15 <sup>1</sup>	N29		
LCL_D16/AD16 <sup>1</sup>	T25		
LCL_D17/AD17 <sup>1</sup>	U27		
CL_D18/AD18 <sup>1</sup> U26			
LCL_D19/AD19 <sup>1</sup>	U25		
LCL_D20/AD20 <sup>1</sup>	V29		
LCL_D21/AD21 <sup>1</sup>	V28		
LCL_D22/AD22 <sup>1</sup>	V27		
LCL_D23/AD23 <sup>1</sup>	V26		
LCL_D24/AD24 <sup>1</sup>	W27		
LCL_D25/AD25 <sup>1</sup>	W26		
LCL_D26/AD26 <sup>1</sup>	W25		
LCL_D27/AD27 <sup>1</sup> Y29			
LCL_D28/AD28 <sup>1</sup>	Y28		
LCL_D29/AD29 <sup>1</sup>	Y25		
LCL_D30/AD30 <sup>1</sup>	AA29		

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0

Table 21. Pinout List (continued)

Pin Name	Ball				
PA12/FCC1_UT8_RXD2/FCC1_UT16_RXD10/MSNUM3	AJ21 <sup>2</sup>				
PA13/FCC1_UT8_RXD3/FCC1_UT16_RXD11/MSNUM2	AH20 <sup>2</sup>				
PA14/FCC1_UT8_RXD4/FCC1_UT16_RXD12/FCC1_RXD3	AG19 <sup>2</sup>				
PA15/FCC1_UT8_RXD5/FCC1_UT16_RXD13/FCC1_RXD2	AF18 <sup>2</sup>				
PA16/FCC1_UT8_RXD6/FCC1_UT16_RXD14/FCC1_RXD1 AF17 <sup>2</sup>					
PA17/FCC1_UT8_RXD7/FCC1_UT16_RXD15/FCC1_RXD0/FCC1_RXD	AE16 <sup>2</sup>				
PA18/FCC1_UT8_TXD7/FCC1_UT16_TXD15/FCC1_TXD0/FCC1_TXD	AJ16 <sup>2</sup>				
PA19/FCC1_UT8_TXD6/FCC1_UT16_TXD14/FCC1_TXD1	AG15 <sup>2</sup>				
PA20/FCC1_UT8_TXD5/FCC1_UT16_TXD13/FCC1_TXD2	AJ13 <sup>2</sup>				
PA21/FCC1_UT8_TXD4/FCC1_UT16_TXD12/FCC1_TXD3	AE13 <sup>2</sup>				
PA22/FCC1_UT8_TXD3/FCC1_UT16_TXD11	AF12 <sup>2</sup>				
PA23/FCC1_UT8_TXD2/FCC1_UT16_TXD10 AG11 <sup>2</sup>					
PA24/FCC1_UT8_TXD1/FCC1_UT16_TXD9/MSNUM1 AH9 <sup>2</sup>					
PA25/FCC1_UT8_TXD0/FCC1_UT16_TXD8/MSNUM0	AJ8 <sup>2</sup>				
PA26/FCC1_UTM_RXCLAV/FCC1_UTS_RXCLAV/FCC1_MII_RX_ER	AH7 <sup>2</sup>				
PA27/FCC1_UT_RXSOC/FCC1_MII_RX_DV	AF7 <sup>2</sup>				
PA28/FCC1_UTM_RXENB/FCC1_UTS_RXENB/FCC1_MII_TX_EN	AD5 <sup>2</sup>				
PA29/FCC1_UT_TXSOC/FCC1_MII_TX_ER AF1 <sup>2</sup>					
PA30/FCC1_UTM_TXCLAV/FCC1_UTS_TXCLAV/FCC1_MII_CRS/FCC1_RTS	AD3 <sup>2</sup>				
PA31/FCC1_UTM_TXENB/FCC1_UTS_TXENB/FCC1_MII_COL	AB5 <sup>2</sup>				
PB4/FCC3_TXD3/FCC2_UT8_RXD0/L1RSYNCA2/FCC3_RTS AD28 <sup>2</sup>					
PB5/FCC3_TXD2/FCC2_UT8_RXD1/L1TSYNCA2/L1GNTA2	AD26 <sup>2</sup>				
PB6/FCC3_TXD1/FCC2_UT8_RXD2/L1RXDA2/L1RXD0A2	AD25 <sup>2</sup>				
7/FCC3_TXD0/FCC3_TXD/FCC2_UT8_RXD3/L1TXDA2/L1TXD0A2 AE26 <sup>2</sup>					
PB8/FCC2_UT8_TXD3/FCC3_RXD0/FCC3_RXD/TXD3/L1RSYNCD1 AH27 <sup>2</sup>					
PB9/FCC2_UT8_TXD2/FCC3_RXD1/L1TXD2A2/L1TSYNCD1/L1GNTD1	AG24 <sup>2</sup>				
PB10/FCC2_UT8_TXD1/FCC3_RXD2/L1RXDD1	AH24 <sup>2</sup>				
PB11/FCC3_RXD3/FCC2_UT8_TXD0/L1TXDD1 AJ24 <sup>2</sup>					
PB12/FCC3_MII_CRS/L1CLKOB1/L1RSYNCC1/TXD2 AG22 <sup>2</sup>					
PB13/FCC3_MII_COL/L1RQB1/L1TSYNCC1/L1GNTC1/L1TXD1A2	AH21 <sup>2</sup>				
PB14/FCC3_MII_TX_EN/RXD3/L1RXDC1 AG20 <sup>2</sup>					
PB15/FCC3_MII_TX_ER/RXD2/L1TXDC1 AF19 <sup>2</sup>					
PB16/FCC3_MII_RX_ER/L1CLKOA1/CLK18 AJ18 <sup>2</sup>					
PB17/FCC3_MII_RX_DV/L1RQA1/CLK17 AJ17 <sup>2</sup>					

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0

## **Pinout**

Table 21. Pinout List (continued)

Pin Name	Ball		
PC16/CLK16/TIN4	AF15 <sup>2</sup>		
PC17/CLK15/TIN3/BRGO8	AJ15 <sup>2</sup>		
PC18/CLK14/TGATE2	AH14 <sup>2</sup>		
PC19/CLK13/BRGO7/SPICLK	AG13 <sup>2</sup>		
PC20/CLK12/TGATE1	AH12 <sup>2</sup>		
PC21/CLK11/BRGO6	AJ11 <sup>2</sup>		
PC22/CLK10/DONE1	AG10 <sup>2</sup>		
PC23/CLK9/BRGO5/DACK1	AE10 <sup>2</sup>		
PC24/FCC2_UT8_TXD3/CLK8/TOUT4	AF9 <sup>2</sup>		
PC25/FCC2_UT8_TXD2/CLK7/BRGO4	AE8 <sup>2</sup>		
PC26/CLK6/TOUT3/TMCLK	AJ6 <sup>2</sup>		
PC27/FCC3_TXD/FCC3_TXD0/CLK5/BRGO3	AG2 <sup>2</sup>		
PC28/CLK4/TIN1/TOUT2/CTS2/CLSN2	AF3 <sup>2</sup>		
PC29/CLK3/TIN2/BRGO2/CTS1/CLSN1	AF2 <sup>2</sup>		
PC30/FCC2_UT8_TXD3/CLK2/TOUT1	AE1 <sup>2</sup>		
PC31/CLK1/BRGO1 AD1 <sup>2</sup>			
PD4/BRGO8/L1TSYNCD1/L1GNTD1/FCC3_RTS/SMRXD2	AC28 <sup>2</sup>		
PD5/FCC1_UT16_TXD3/DONE1 AD27 <sup>2</sup>			
PD6/FCC1_UT16_TXD4/DACK1	AF29 <sup>2</sup>		
PD7/SMSYN1/FCC1_UTM_TXADDR3/FCC1_UTS_TXADDR3/ FCC2_UTM_TXADDR4/FCC1_TXCLAV2	AF28 <sup>2</sup>		
PD8/SMRXD1/FCC2_UT_TXPRTY/BRGO5	AG25 <sup>2</sup>		
PD9/SMTXD1/FCC2_UT_RXPRTY/BRGO3	AH26 <sup>2</sup>		
PD10/L1CLKOB2/FCC2_UT8_RXD1/L1RSYNCB1/BRGO4	AJ27 <sup>2</sup>		
PD11/L1RQB2/FCC2_UT8_RXD0/L1TSYNCB1/L1GNTB1	32/FCC2_UT8_RXD0/L1TSYNCB1/L1GNTB1 AJ23 <sup>2</sup>		
PD12/SI1_L1ST2/L1RXDB1 AG23 <sup>2</sup>			
PD13/SI1_L1ST1/L1TXDB1 AJ22 <sup>2</sup>			
PD14/FCC1_UT16_RXD0/L1CLKOC2/I2CSCL AE20 <sup>2</sup>			
PD15/FCC1_UT16_RXD1/L1RQC2/I2CSDA	AJ20 <sup>2</sup>		
PD16/FCC1_UT_TXPRTY/L1TSYNCC1/L1GNTC1/SPIMISO	AG18 <sup>2</sup>		
PD17/FCC1_UT_RXPRTY/BRGO2/SPIMOSI AG17 <sup>2</sup>			
PD18/FCC1_UTM_RXADDR4/FCC1_UTS_RXADDR4/ FCC1_UTM_RXCLAV3/FCC2_UTM_RXADDR3/SPICLK	AF16 <sup>2</sup>		
PD19/FCC1_UTM_TXADDR4/FCC1_UTS_TXADDR4/ FCC1_UTM_TXCLAV3/FCC2_UTM_TXADDR3/SPISEL/BRGO1			
PD20/RTS4/TENA4/FCC1_UT16_RXD2/L1RSYNCA2 AJ14 <sup>2</sup>			

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



#### **Package Description**

- On PCI devices (MPC8265 and MPC8266) this pin should be used as CLKIN2. On non-PCI devices (MPC8260A and MPC8264) this is a spare pin that must be pulled down or left floating.
- <sup>4</sup> Must be pulled down or left floating.
- <sup>5</sup> On PCI devices (MPC8265 and MPC8266) this pin should be asserted if the PCI function is desired or pulled up or left floating if PCI is not desired. On non-PCI devices (MPC8260A and MPC8264) this is a spare pin that must be pulled up or left floating.
- <sup>6</sup> For information on how to use this pin, refer to *MPC8260 PowerQUICC II Thermal Resistor Guide* available at www.freescale.com.

# 5 Package Description

The following sections provide the package parameters and mechanical dimensions for the MPC826xA.

# 5.1 Package Parameters

Package parameters are provided in Table 22. The package type is a  $37.5 \times 37.5$  mm, 480-lead TBGA.

**Table 22. Package Parameters** 

Parameter	Value
Package Outline	37.5 × 37.5 mm
Interconnects	480 (29 × 29 ball array)
Pitch	1.27 mm
Nominal unmounted package height	1.55 mm



## 5.2 Mechanical Dimensions

Figure 15 provides the mechanical dimensions and bottom surface nomenclature of the 480 TBGA package.




Figure 15. Mechanical Dimensions and Bottom Surface Nomenclature



## **Table 23. Document Revision History (continued)**

Revision	Date	Substantive Changes
0.9	8/2003	<ul> <li>Note: In revision 0.3, sp30 (Table 10) was changed. This change was not previously recorded in this "Document Revision History" Table.</li> <li>Removal of "HiP4 PowerQUICC II Documentation" table. These supplemental specifications have been replaced by revision 1 of the MPC8260 PowerQUICC II™ Family Reference Manual.</li> <li>Figure 1 and Section 1, "Features": Addition of MPC8255 notes</li> <li>Addition of Figure 2</li> <li>Addition of VCCSYN to "Note: Core, PLL, and I/O Supply Voltages" following Table 2</li> <li>Addition of note 1 to Table 3</li> <li>Table 4: Changes to θ<sub>JA</sub> and θ<sub>JB</sub> and θ<sub>JC</sub>.</li> <li>Addition of notes or modifications to Figure 6, Figure 7, and Figure 8</li> <li>Table 9: Change of sp10.</li> <li>Addition of Table 15.</li> <li>Addition of note 2 to Table 21</li> <li>Table 21: Addition of FCC2 Rx and Tx [3,4] to CPM pins PD7, PD18, PD19, and PD29. Also, the addition of SPICLK to PC19. They are documented correctly in the parallel I/O ports chapter in the MPC8260 PowerQUICC II™ Family Reference Manual but had previously been omitted from Table 21.</li> </ul>
0.8	1/2003	<ul> <li>Table 2: Modification to supply voltage ranges reflected in notes 2, 3, and 4.</li> <li>Table 4: Addition of θ<sub>JB</sub> and θ<sub>JC</sub>.</li> <li>Table 7, Figure 8: Addition of sp42a/sp43a.</li> <li>Figure 3, Figure 4: Addition of note for FCC output.</li> <li>Figure 5, Figure 6, Figure 7: Addition of notes.</li> <li>Table 14, Table 17, and Table 19: Removal of PLL bypass mode from clock tables.</li> </ul>
0.7	5/2002	<ul> <li>Section 1, "Features": minimum supported core frequency of 150 MHz</li> <li>Section 1, "Features": updated performance values (under "Dual-issue integer core")</li> <li>Table 2: Note 2 (changes in italics): "less than or equal to 233 MHz, 166 MHz CPM"</li> <li>Table 2: Addition of note 3.</li> </ul>
0.6	3/2002	Table 21: Modified notes to pins AE11 and AF25.
0.5	3/2002	<ul> <li>Table 21: Modified notes to pins AE11 and AF25.</li> <li>Table 21: Addition of note to pins AA1 and AG4 (Therm0 and Therm1).</li> </ul>
0.4	2/2002	<ul> <li>Note 2 for Table 2 (changes in italics): "greater than or equal to 266 MHz, 200 MHz CPM"</li> <li>Table 19: Core and bus frequency values for the following ranges of MODCK_HMODCK: 0011_000 to 0011_100 and 1011_000 to 1011_1000</li> <li>Table 21: Notes added to pins at AE11, AF25, U5, and V4.</li> </ul>
0.3	11/2001	<ul> <li>Table 1: note 3</li> <li>Section 2.1: Removal of "Warning" recommending use of bootstrap diodes. They are not needed.</li> <li>Table 9: Change to sp12.</li> <li>Table 10: Change to sp32.</li> <li>Note 2 for Table 16 and Table 17</li> <li>Addition of note at beginning of Section 3.2</li> <li>Note 1 for Table 18 and Table 19</li> <li>Table 21: Additions to B27, C28, D25, D27, E26, G29, H26–28, N25, P29, AF25, AA25, AB27</li> </ul>
0.2	11/2001	<ul> <li>Revision of Table 5, "Power Dissipation"</li> <li>Modifications to Figure 9, Table 2, Table 10, Table 11, and Table 18</li> <li>Modification to pinout diagram, Figure 13</li> <li>Additional revisions to text and figures throughout</li> </ul>
0.1	8/2001	Table 8: Change to sp20/sp21.
0	_	Initial version

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0