
# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

| Product Status                  | Obsolete  |
|---------------------------------|---|
| Core Processor                  | PowerPC G2  |
| Number of Cores/Bus Width       | 1 Core, 32-Bit  |
| Speed                           | 200MHz  |
| Co-Processors/DSP               | Communications; RISC CPM  |
| RAM Controllers                 | DRAM, SDRAM   |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | · .   |
| Ethernet                        | 10/100Mbps (3)  |
| SATA                            | · .   |
| USB                             | · .   |
| Voltage - I/O                   | 3.3V  |
| Operating Temperature           | 0°C ~ 105°C (TA)  |
| Security Features               | -   |
| Package / Case                  | 480-LBGA Exposed Pad  |
| Supplier Device Package         | 480-TBGA (37.5x37.5)  |
| Purchase URL                    | https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8265avvpibc |
|                                 |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





- PowerPC architecture-compliant memory management unit (MMU)
- Common on-chip processor (COP) test interface
- High-performance (6.6–7.65 SPEC95 benchmark at 300 MHz; 1.68 MIPs/MHz without inlining and 1.90 Dhrystones MIPS/MHz with
- Supports bus snooping for data cache coherency
- Floating-point unit (FPU)
- Separate power supply for internal logic and for I/O
- Separate PLLs for G2 core and for the CPM
  - G2 core and CPM can run at different frequencies for power/performance optimization
  - Internal core/bus clock multiplier that provides 1.5:1, 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
  - Internal CPM/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
- 64-bit data and 32-bit address 60x bus
  - Bus supports multiple master designs
  - Supports single- and four-beat burst transfers
  - 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
  - Supports data parity or ECC and address parity
- 32-bit data and 18-bit address local bus
  - Single-master bus, supports external slaves
  - Eight-beat burst transfers
  - 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- 60x-to-PCI bridge (MPC8265 and MPC8266 only)
  - Programmable host bridge and agent
  - 32-bit data bus, 66 MHz, 3.3 V
  - Synchronous and asynchronous 60x and PCI clock modes
  - All internal address space available to external PCI host
  - DMA for memory block transfers
  - PCI-to-60x address remapping
- System interface unit (SIU)
  - Clock synthesizer
  - Reset controller
  - Real-time clock (RTC) register
  - Periodic interrupt timer
  - Hardware bus monitor and software watchdog timer
  - IEEE Std. 1149.1<sup>TM</sup> standard JTAG test access port
- Twelve-bank memory controller
  - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash and other userdefinable peripherals
  - Byte write enables and selectable parity generation





- Transparent
- UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One inter-integrated circuit ( $I^2C$ ) controller (identical to the MPC860  $I^2C$  controller)
  - Microwire compatible
  - Multiple-master, single-master, and slave modes
- Up to eight TDM interfaces (four on the MPC8255)
  - Supports two groups of four TDM channels for a total of eight TDMs
  - 2,048 bytes of SI RAM
  - Bit or byte resolution
  - Independent transmit and receive routing, frame synchronization
  - Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
- Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs, SCCs, SMCs, and serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers

Additional features of the MPC826xA family are as follows:

- CPM
  - 32-Kbyte dual-port RAM
  - Additional MCC host commands
  - Eight transfer transmission convergence (TC) layers between the TDMs and FCC2 to support inverse multiplexing for ATM capabilities (IMA) (MPC8264 and MPC8266 only)
- CPM multiplexing
  - FCC2 can also be connected to the TC layer.
- TC layer (MPC8264 and MPC8266 only)
  - Each of the 8 TDM channels is routed in hardware to a TC layer block
    - Protocol-specific overhead bits may be discarded or routed to other controllers by the SI
    - Performing ATM TC layer functions (according to ITU-T I.432)
    - Transmit (Tx) updates
      - Cell HEC generation
      - Payload scrambling using self synchronizing scrambler (programmable by the user)
      - Coset generation (programmable by the user)
      - Cell rate by inserting idle/unassigned cells
    - Receive (Rx) updates
      - Cell delineation using bit by bit HEC checking and programmable ALPHA and DELTA parameters for the delineation state machine
      - Payload descrambling using self synchronizing scrambler (programmable by the user)



Features

- Coset removing (programmable by the user)
- Filtering idle/unassigned cells (programmable by the user)
- Performing HEC error detection and single bit error correction (programmable by user)
- Generating loss of cell delineation status/interrupt (LOC/LCD)
- Operates with FCC2 (UTOPIA 8)
- Provides serial loop back mode
- Cell echo mode is provided
- Supports both FCC transmit modes
  - External rate mode—Idle cells are generated by the FCC (microcode) to control data rate.
  - Internal rate mode (sub-rate)—FCC transfers only the data cells using the required data rate. The TC layer generates idle/unassigned cells to maintain the line bit rate.
- Supports TC-layer and PMD-WIRE interface (according to the ATM-Forum af-phy-0063.000)
- Cell counters for performance monitoring
  - 16-bit counters count
    - HEC error cells
    - HEC single bit error and corrected cells
    - Idle/unassigned cells filtered
    - Idle/unassigned cells transmitted
    - Transmitted ATM cells
    - Received ATM cells
  - Maskable interrupt is sent to the host when a counter expires
- Overrun (Rx cell FIFO) and underrun (Tx cell FIFO) condition produces maskable interrupt
- May be operated at E1 and DS-1 rates. In addition, xDSL applications at bit rates up to 10 Mbps are supported
- PCI bridge (MPC8265 and MPC8266 only)
  - PCI Specification Revision 2.2 compliant and supports frequencies up to 66 MHz
  - On-chip arbitration
  - Support for PCI to 60x memory and 60x memory to PCI streaming
  - PCI Host Bridge or Peripheral capabilities
  - Includes 4 DMA channels for the following transfers:
    - PCI-to-60x to 60x-to-PCI
    - 60x-to-PCI to PCI-to-60x
    - PCI-to-60x to PCI-to-60x
    - 60x-to-PCI to 60x-to-PCI
  - Includes all of the configuration registers (which are automatically loaded from the EPROM and used to configure the MPC8265) required by the PCI standard as well as message and doorbell registers
  - Supports the I<sub>2</sub>O standard



where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

# 2.3.1 Layout Practices

Each  $V_{CC}$  pin should be provided with a low-impedance path to the board's power supply. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The  $V_{CC}$  power supply should be bypassed to ground using at least four 0.1 µF by-pass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip  $V_{CC}$  and ground should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as  $V_{CC}$  and GND planes.

All output pins on the MPC826xA have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the  $V_{CC}$  and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

Table 5 provides preliminary, estimated power dissipation for various configurations. Note that suitable thermal management is required for conditions above  $P_D = 3$  W (when the ambient temperature is 70 °C or greater) to ensure the junction temperature does not exceed the maximum specified value. Also note that the I/O power should be included when determining whether to use a heat sink.

|              |                   |                        |              |              |                | P <sub>INT</sub> | (W) <sup>2</sup> |          |
|--------------|-------------------|------------------------|--------------|--------------|----------------|------------------|------------------|----------|
| Bus<br>(MHz) | CPM<br>Multiplier | Core CPU<br>Multiplier | CPM<br>(MHz) | CPU<br>(MHz) | Vddl 1.8 Volts |                  | Vddl 2           | .0 Volts |
|              |                   |                        |              |              | Nominal        | Maximum          | Nominal          | Maximum  |
| 66.66        | 2                 | 3                      | 133          | 200          | 1.2            | 2                | 1.8              | 2.3      |
| 66.66        | 2.5               | 3                      | 166          | 200          | 1.3            | 2.1              | 1.9              | 2.3      |
| 66.66        | 3                 | 4                      | 200          | 266          | —              | —                | 2.3              | 2.9      |
| 66.66        | 3                 | 4.5                    | 200          | 300          | —              | —                | 2.4              | 3.1      |
| 83.33        | 2                 | 3                      | 166          | 250          | —              | —                | 2.2              | 2.8      |
| 83.33        | 2                 | 3                      | 166          | 250          | —              |                  | 2.2              | 2.8      |
| 83.33        | 2.5               | 3.5                    | 208          | 291          | —              | —                | 2.4              | 3.1      |

| Table 5. Estimated Power Dissipation for Various Configurations <sup>1</sup> |
|--|
|--|

<sup>1</sup> Test temperature = room temperature ( $25^{\circ}$  C)

<sup>2</sup>  $P_{INT} = I_{DD} \times V_{DD}$  Watts



Table 8 lists CPM input characteristics.

| Spec N | lumber | Characteristic                               | Setu   | p (ns) | Hold (ns) |        |
|--------|--------|--|--------|--------|-----------|--------|
| Max    | Min    |  | 66 MHz | 83 MHz | 66 MHz    | 83 MHz |
| sp16a  | sp17a  | FCC inputs—internal clock (NMSI)             | 10     | 8      | 0         | 0      |
| sp16b  | sp17b  | FCC inputs—external clock (NMSI)             | 3      | 2.5    | 3         | 2      |
| sp20   | sp21   | TDM inputs/SI                                | 15     | 12     | 12        | 10     |
| sp18a  | sp19a  | SCC/SMC/SPI/I2C inputs—internal clock (NMSI) | 20     | 16     | 0         | 0      |
| sp18b  | sp19b  | SCC/SMC/SPI/I2C inputs—external clock (NMSI) | 5      | 4      | 5         | 4      |
| sp22   | sp23   | PIO/TIMER/IDMA inputs                        | 10     | 8      | 3         | 3      |

| Tahla 8  | AC | Characteristics | for | CPM | Innute <sup>1</sup> |
|----------|----|-----------------|-----|-----|---------------------|
| Table o. | AC | Characteristics | 101 |     | mputs               |

<sup>1</sup> Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

Note that although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.

Figure 3 shows the FCC external clock.




Figure 3. FCC External Clock Diagram



#### **Electrical and Thermal Characteristics**

### Figure 4 shows the FCC internal clock.





Figure 4. FCC Internal Clock Diagram

Figure 5 shows the SCC/SMC/SPI/I<sup>2</sup>C external clock.




Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

#### Figure 5. SCC/SMC/SPI/I<sup>2</sup>C External Clock Diagram



# Figure 6 shows the SCC/SMC/SPI/I<sup>2</sup>C internal clock.




Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I<sup>2</sup>C Internal Clock Diagram

Figure 7 shows TDM input and output signals.



Note: There are four possible TDM timing conditions:


- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

#### Figure 7. TDM Signal Diagram



#### **Electrical and Thermal Characteristics**

Figure 8 shows PIO, timer, and DMA signals.



Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

Figure 8. PIO, Timer, and DMA Signal Diagram

#### Table 10 lists SIU input characteristics.

| Spec N | Number |                                  | Setu   | p (ns) | Hold (ns) |        |
|--------|--------|----------------------------------|--------|--------|-----------|--------|
| Мах    | Min    |                                  | 66 MHz | 83 MHz | 66 MHz    | 83 MHz |
| sp11   | sp10   | AACK/ARTRY/TA/TS/TEA/DBG/BG/BR   | 6      | 5      | 0.5       | 0.5    |
| sp12   | sp10   | Data bus in normal mode          | 5      | 4      | 0.5       | 0.5    |
| sp13   | sp10   | Data bus in ECC and PARITY modes | 8      | 6      | 0.5       | 0.5    |
| sp14   | sp10   | DP pins                          | 7      | 6      | 0.5       | 0.5    |
| sp15   | sp10   | All other pins                   | 5      | 4      | 0.5       | 0.5    |

Table 9. AC Characteristics for SIU Inputs<sup>1</sup>

<sup>1</sup> Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.



#### **Electrical and Thermal Characteristics**

#### Table 12 lists the JTAG timings.

Table 12. JTAG Timings<sup>1</sup>

| Parameter   | Symbol <sup>2</sup>                        | Min      | Max      | Unit     | Notes        |
|---|--|----------|----------|----------|--------------|
| JTAG external clock frequency of operation                                | f <sub>JTG</sub>                           | 0        | 25       | MHz      | —            |
| JTAG external clock cycle time  | t <sub>JTG</sub>                           | 40       |          | ns       | —            |
| JTAG external clock pulse width measured at 1.4V                          | t <sub>JTKHKL</sub>                        | 20       | _        | ns       | —            |
| JTAG external clock rise and fall times                                   | t <sub>JTGR</sub> and<br>t <sub>JTGF</sub> | 0        | 5        | ns       | 6            |
| TRST assert time  | t <sub>TRST</sub>                          | 25       |          | ns       | 3, 6         |
| Input setup times<br>Boundary-scan data<br>TMS, TDI                       | t <sub>JTDVKH</sub><br>t <sub>JTIVKH</sub> | 4<br>4   | _        | ns<br>ns | 4, 7<br>4, 7 |
| Input hold times<br>Boundary-scan data<br>TMS, TDI                        | t <sub>JTDXKH</sub><br>t <sub>JTIXKH</sub> | 10<br>10 |          | ns<br>ns | 4, 7<br>4, 7 |
| Output valid times<br>Boundary-scan data<br>TDO                           | t <sub>JTKLDV</sub><br>t <sub>JTKLOV</sub> |          | 25<br>25 | ns<br>ns | 5, 7<br>5. 7 |
| Output hold times<br>Boundary-scan data<br>TDO                            | t <sub>JTKLDX</sub><br>t <sub>JTKLOX</sub> | 1<br>1   |          | ns<br>ns | 5, 7<br>5, 7 |
| JTAG external clock to output high impedance<br>Boundary-scan data<br>TDO | t <sub>jtkldz</sub><br>t <sub>jtkloz</sub> | 1<br>1   | 25<br>25 | ns<br>ns | 5, 6<br>5, 6 |

<sup>1</sup> All outputs are measured from the midpoint voltage of the falling/rising edge of t<sub>TCLK</sub> to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

<sup>2</sup> The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t((first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>JTDVKH</sub> symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

- <sup>3</sup> TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- <sup>4</sup> Non-JTAG signal input timing with respect to t<sub>TCLK</sub>.
- <sup>5</sup> Non-JTAG signal output timing with respect to t<sub>TCLK</sub>.
- <sup>6</sup> Guaranteed by design.
- <sup>7</sup> Guaranteed by design and device characterization.

#### NOTE

The UPM machine outputs change on the internal tick determined by the memory controller programming; the AC specifications are relative to the internal tick. Note that SDRAM and GPCM machine outputs change on CLKin's rising edge.



# 3.2.1 PCI Host Mode

The frequencies listed in Table 16 and Table 17 are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

| MODCK[1–3] <sup>1</sup> | Input Clock<br>Frequency<br>(Bus) | CPM<br>Multiplication<br>Factor | CPM<br>Frequency | Core<br>Multiplication<br>Factor | Core<br>Frequency | PCI Division<br>Factor <sup>2</sup> | PCI<br>Frequency <sup>2</sup> |
|-------------------------|-----------------------------------|---------------------------------|------------------|----------------------------------|-------------------|-------------------------------------|-------------------------------|
| 000                     | 66 MHz                            | 2                               | 133 MHz          | 2.5                              | 166 MHz           | 2/4                                 | 66/33 MHz                     |
| 001                     | 66 MHz                            | 2                               | 133 MHz          | 3                                | 200 MHz           | 2/4                                 | 66/33 MHz                     |
| 010                     | 66 MHz                            | 2.5                             | 166 MHz          | 3                                | 200 MHz           | 3/6                                 | 55/28 MHz                     |
| 011                     | 66 MHz                            | 2.5                             | 166 MHz          | 3.5                              | 233 MHz           | 3/6                                 | 55/28 MHz                     |
| 100                     | 66 MHz                            | 2.5                             | 166 MHz          | 4                                | 266 MHz           | 3/6                                 | 55/28 MHz                     |
| 101                     | 66 MHz                            | 3                               | 200 MHz          | 3                                | 200 MHz           | 3/6                                 | 66/33 MHz                     |
| 110                     | 66 MHz                            | 3                               | 200 MHz          | 3.5                              | 233 MHz           | 3/6                                 | 66/33 MHz                     |
| 111                     | 66 MHz                            | 3                               | 200 MHz          | 4                                | 266 MHz           | 3/6                                 | 66/33 MHz                     |

Table 16. Clock Default Configurations in PCI Host Mode (MODCK\_HI = 0000)

<sup>1</sup> Assumes MODCK\_HI = 0000.

<sup>2</sup> The frequency depends on the value of PCI\_MODCK. If PCI\_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.) Refer to Table 15.

Table 17 describes all possible clock configurations when using the MPC8265's or the MPC8266's internal PCI bridge in host mode.

| Input Clock<br>Frequency <sup>1</sup><br>(Bus) | CPM<br>Multiplication<br>Factor  | CPM<br>Frequency   | Core<br>Multiplication<br>Factor   | Core<br>Frequency  | PCI Division<br>Factor <sup>2</sup>  | PCI<br>Frequency <sup>2</sup>   |
|--|--|--|--|--|--|---|
| 33 MHz   | 3  | 100 MHz  | 5  | 166 MHz  | 3/6  | 33/16 MHz   |
| 33 MHz   | 3  | 100 MHz  | 6  | 200 MHz  | 3/6  | 33/16 MHz   |
| 33 MHz   | 3  | 100 MHz  | 7  | 233 MHz  | 3/6  | 33/16 MHz   |
| 33 MHz   | 3  | 100 MHz  | 8  | 266 MHz  | 3/6  | 33/16 MHz   |
|  |  |  |  |  |  |   |
| 33 MHz   | 4  | 133 MHz  | 5  | 166 MHz  | 4/8  | <b>33</b> /16 MHz   |
| 33 MHz   | 4  | 133 MHz  | 6  | 200 MHz  | 4/8  | 33/16 MHz   |
| 33 MHz   | 4  | 133 MHz  | 7  | 233 MHz  | 4/8  | 33/16 MHz   |
| 33 MHz   | 4  | 133 MHz  | 8  | 266 MHz  | 4/8  | 33/16 MHz   |
|  |  | L  |  | L  |  | L   |
| 33 MHz   | 5  | 166 MHz  | 5  | 166 MHz  | 5  | 33 MHz  |
| 33 MHz   | 5  | 166 MHz  | 6  | 200 MHz  | 5  | 33 MHz  |
| 33 MHz   | 5  | 166 MHz  | 7  | 233 MHz  | 5  | 33 MHz  |
|  | Frequency1<br>(Bus)   33 MHz   33 MHz | Frequency1<br>(Bus)Multiplication<br>Factor33 MHz333 MHz333 MHz333 MHz333 MHz433 MHz433 MHz433 MHz433 MHz433 MHz533 MHz5 | Frequency1<br>(Bus) Multiplication<br>Factor CPM<br>Frequency   33 MHz 3 100 MHz   33 MHz 4 133 MHz   33 MHz 5 166 MHz   33 MHz 5 166 MHz | Frequency1<br>(Bus) Multiplication<br>Factor CPM<br>Frequency<br>Frequency Multiplication<br>Factor   33 MHz 3 100 MHz 5   33 MHz 3 100 MHz 6   33 MHz 3 100 MHz 6   33 MHz 3 100 MHz 7   33 MHz 3 100 MHz 7   33 MHz 3 100 MHz 8   33 MHz 4   33 MHz 4 133 MHz 6   33 MHz 4 133 MHz 6   33 MHz 4 133 MHz 8   33 MHz 4 133 MHz 8   33 MHz 5 166 MHz 5   33 MHz 5 166 MHz 5 | Frequency1<br>(Bus) Multiplication<br>Factor CCPM<br>Frequency Multiplication<br>Factor CCOP<br>Frequency   33 MHz 3 100 MHz 5 166 MHz   33 MHz 3 100 MHz 6 200 MHz   33 MHz 3 100 MHz 6 200 MHz   33 MHz 3 100 MHz 7 233 MHz   33 MHz 3 100 MHz 8 266 MHz   33 MHz 3 100 MHz 8 266 MHz   33 MHz 4 133 MHz 6 200 MHz   33 MHz 4 133 MHz 6 200 MHz   33 MHz 4 133 MHz 8 266 MHz   33 MHz 4 133 MHz 6 200 MHz   33 MHz 4 133 MHz 8 266 MHz   33 MHz 5 166 MHz 5 166 MHz   33 MHz 5 166 MHz 6 200 MHz | Frequency1<br>(Bus)Multiplication<br>FactorCOM<br>FrequencyMultiplication<br>FactorPC Division<br>Frequency33 MHz3100 MHz5166 MHz3/633 MHz3100 MHz6200 MHz3/633 MHz3100 MHz7233 MHz3/633 MHz3100 MHz7233 MHz3/633 MHz3100 MHz8266 MHz3/633 MHz4133 MHz6200 MHz4/833 MHz4133 MHz6200 MHz4/833 MHz4133 MHz7233 MHz4/833 MHz4133 MHz8266 MHz4/833 MHz4133 MHz5166 MHz4/833 MHz5166 MHz5166 MHz533 MHz5166 MHz5166 MHz5 |

Table 17. Clock Configuration Modes in PCI Host Mode



**Clock Configuration Modes** 

|                         |  |                                 |                  |                                  | `                 | •                                   |                               |
|-------------------------|--|---------------------------------|------------------|----------------------------------|-------------------|-------------------------------------|-------------------------------|
| MODCK_H –<br>MODCK[1–3] | Input Clock<br>Frequency <sup>1</sup><br>(Bus) | CPM<br>Multiplication<br>Factor | CPM<br>Frequency | Core<br>Multiplication<br>Factor | Core<br>Frequency | PCI Division<br>Factor <sup>2</sup> | PCI<br>Frequency <sup>2</sup> |
| 0011_011 <sup>3</sup>   | 33 MHz   | 5                               | 166 MHz          | 8                                | 266 MHz           | 5                                   | 33 MHz                        |
|                         |  |                                 |                  |                                  |                   |                                     |                               |
| 0100_000 <sup>3</sup>   | 33 MHz   | 6                               | 200 MHz          | 5                                | 166 MHz           | 6                                   | 33 MHz                        |
| 0100_001 <sup>3</sup>   | 33 MHz   | 6                               | 200 MHz          | 6                                | 200 MHz           | 6                                   | 33 MHz                        |
| 0100_010 <sup>3</sup>   | 33 MHz   | 6                               | 200 MHz          | 7                                | 233 MHz           | 6                                   | 33 MHz                        |
| 0100_011 <sup>3</sup>   | 33 MHz   | 6                               | 200 MHz          | 8                                | 266 MHz           | 6                                   | 33 MHz                        |
| 0101_000                | 66 MHz   | 2                               | 133 MHz          | 2.5                              | 166 MHz           | 2/4                                 | 66/33 MHz                     |
| 0101_000                | 66 MHz   | 2                               | 133 MHz          | 3                                | 200 MHz           | 2/4<br>2/4                          | 66/33 MHz                     |
| 0101_001                | 66 MHz   | 2                               | 133 MHz          | 3.5                              | 233 MHz           | 2/4                                 | 66/33 MHz                     |
|                         |  |                                 |                  |                                  |                   |                                     |                               |
| 0101_011                | 66 MHz   | 2                               | 133 MHz          | 4                                | 266 MHz           | 2/4                                 | 66/33 MHz                     |
| 0101_100                | 66 MHz   | 2                               | 133 MHz          | 4.5                              | 300 MHz           | 2/4                                 | 66/33 MHz                     |
| 0110_000                | 66 MHz   | 2.5                             | 166 MHz          | 2.5                              | 166 MHz           | 3/6                                 | 55/28 MHz                     |
| 0110_001                | 66 MHz   | 2.5                             | 166 MHz          | 3                                | 200 MHz           | 3/6                                 | 55/28 MHz                     |
| 0110_010                | 66 MHz   | 2.5                             | 166 MHz          | 3.5                              | 233 MHz           | 3/6                                 | 55/28 MHz                     |
| 0110_011                | 66 MHz   | 2.5                             | 166 MHz          | 4                                | 266 MHz           | 3/6                                 | 55/28 MHz                     |
| 0110_100                | 66 MHz   | 2.5                             | 166 MHz          | 4.5                              | 300 MHz           | 3/6                                 | 55/28 MHz                     |
| 0111_000                | 66 MHz   | 3                               | 200 MHz          | 2.5                              | 166 MHz           | 3/6                                 | 66/33 MHz                     |
| 0111_001                | 66 MHz   | 3                               | 200 MHz          | 3                                | 200 MHz           | 3/6                                 | 66/33 MHz                     |
| 0111_010                | 66 MHz   | 3                               | 200 MHz          | 3.5                              | 233 MHz           | 3/6                                 | 66/33 MHz                     |
| 0111_011                | 66 MHz   | 3                               | 200 MHz          | 4                                | 266 MHz           | 3/6                                 | 66/33 MHz                     |
| 0111_100                | 66 MHz   | 3                               | 200 MHz          | 4.5                              | 300 MHz           | 3/6                                 | 66/33 MHz                     |
|                         |  |                                 |                  |                                  |                   |                                     |                               |
| 1000_000                | 66 MHz   | 3                               | 200 MHz          | 2.5                              | 166 MHz           | 4/8                                 | 50/25 MHz                     |
| 1000_001                | 66 MHz   | 3                               | 200 MHz          | 3                                | 200 MHz           | 4/8                                 | 50/25 MHz                     |
| 1000_010                | 66 MHz   | 3                               | 200 MHz          | 3.5                              | 233 MHz           | 4/8                                 | 50/25 MHz                     |
| 1000_011                | 66 MHz   | 3                               | 200 MHz          | 4                                | 266 MHz           | 4/8                                 | 50/25 MHz                     |
| 1000_100                | 66 MHz   | 3                               | 200 MHz          | 4.5                              | 300 MHz           | 4/8                                 | 50/25 MHz                     |
| 1001_000                | 66 MHz   | 2.5                             | 233 MHz          | 25                               | 166 MHz           | 4/8                                 | 58/29 MHz                     |
|                         |  | 3.5                             |                  | 2.5                              |                   |                                     | -                             |
| 1001_001                | 66 MHz   | 3.5                             | 233 MHz          | 3                                | 200 MHz           | 4/8                                 | 58/29 MHz                     |

Table 17. Clock Configuration Modes in PCI Host Mode (continued)

| MODCK_H –<br>MODCK[1–3] | Input Clock<br>Frequency <sup>1</sup><br>(Bus) | CPM<br>Multiplication<br>Factor | CPM<br>Frequency | Core<br>Multiplication<br>Factor | Core<br>Frequency | PCI Division<br>Factor <sup>2</sup> | PCI<br>Frequency <sup>2</sup> |
|-------------------------|--|---------------------------------|------------------|----------------------------------|-------------------|-------------------------------------|-------------------------------|
| 1001_010                | 66 MHz   | 3.5                             | 233 MHz          | 3.5                              | 233 MHz           | 4/8                                 | 58/29 MHz                     |
| 1001_011                | 66 MHz   | 3.5                             | 233 MHz          | 4                                | 266 MHz           | 4/8                                 | 58/29 MHz                     |
| 1001_100                | 66 MHz   | 3.5                             | 233 MHz          | 4.5                              | 300 MHz           | 4/8                                 | 58/29 MHz                     |
|                         |  |                                 |                  |                                  |                   |                                     |                               |
| 1010_000                | 100 MHz  | 2                               | 200 MHz          | 2                                | 200 MHz           | 3/6                                 | 66/33 MHz                     |
| 1010_001                | 100 MHz  | 2                               | 200 MHz          | 2.5                              | 250 MHz           | 3/6                                 | 66/33 MHz                     |
| 1010_010                | 100 MHz  | 2                               | 200 MHz          | 3                                | 300 MHz           | 3/6                                 | 66/33 MHz                     |
| 1010_011                | 100 MHz  | 2                               | 200 MHz          | 3.5                              | 350 MHz           | 3/6                                 | 66/33 MHz                     |
| 1010_100                | 100 MHz  | 2                               | 200 MHz          | 4                                | 400 MHz           | 3/6                                 | 66/33 MHz                     |
|                         |  |                                 |                  |                                  |                   |                                     |                               |
| 1011_000                | 100 MHz  | 2.5                             | 250 MHz          | 2                                | 200 MHz           | 4/8                                 | 62/31 MHz                     |
| 1011_001                | 100 MHz  | 2.5                             | 250 MHz          | 2.5                              | 250 MHz           | 4/8                                 | 62/31MHz                      |
| 1011_010                | 100 MHz  | 2.5                             | 250 MHz          | 3                                | 300 MHz           | 4/8                                 | 62/31 MHz                     |
| 1011_011                | 100 MHz  | 2.5                             | 250 MHz          | 3.5                              | 350 MHz           | 4/8                                 | 62/31 MHz                     |
| 1011_100                | 100 MHz  | 2.5                             | 250 MHz          | 4                                | 400 MHz           | 4/8                                 | 62/31 MHz                     |

Table 17. Clock Configuration Modes in PCI Host Mode (continued)

<sup>1</sup> Input clock frequency is given only for the purpose of reference. User should set MODCK\_H–MODCK\_L so that the resulting configuration does not exceed the frequency rating of the user's part.

<sup>2</sup> The frequency depends on the value of PCI\_MODCK. If PCI\_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.). Refer to Table 15.

<sup>3</sup> In this mode, PCI\_MODCK must be "0".

# 3.2.2 PCI Agent Mode

The frequencies listed in Table 18 and Table 19 are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

| MODCK[1-3] <sup>1</sup> | Input Clock<br>Frequency<br>(PCI) <sup>2</sup> | CPM<br>Multiplication<br>Factor <sup>2</sup> | CPM<br>Frequency | Core<br>Multiplication<br>Factor | Core<br>Frequency <sup>3</sup> | Bus Division<br>Factor | 60x Bus<br>Frequency <sup>4</sup> |
|-------------------------|--|--|------------------|----------------------------------|--------------------------------|------------------------|-----------------------------------|
| 000                     | 66/33 MHz                                      | 2/4  | 133 MHz          | 2.5                              | 166 MHz                        | 2                      | 66 MHz                            |
| 001                     | 66/33 MHz                                      | 2/4  | 133 MHz          | 3                                | 200 MHz                        | 2                      | 66 MHz                            |
| 010                     | 66/33 MHz                                      | 3/6  | 200 MHz          | 3                                | 200 MHz                        | 3                      | 66 MHz                            |
| 011                     | 66/33 MHz                                      | 3/6  | 200 MHz          | 4                                | 266 MHz                        | 3                      | 66 MHz                            |

Table 18. Clock Default Configurations in PCI Agent Mode (MODCK\_HI = 0000)

**Clock Configuration Modes** 

| MODCK[1-3] <sup>1</sup> | Input Clock<br>Frequency<br>(PCI) <sup>2</sup> | CPM<br>Multiplication<br>Factor <sup>2</sup> | CPM<br>Frequency | Core<br>Multiplication<br>Factor | Core<br>Frequency <sup>3</sup> | Bus Division<br>Factor | 60x Bus<br>Frequency <sup>4</sup> |
|-------------------------|--|--|------------------|----------------------------------|--------------------------------|------------------------|-----------------------------------|
| 100                     | 66/33 MHz                                      | 3/6  | 200 MHz          | 3                                | 240 MHz                        | 2.5                    | 80 MHz                            |
| 101                     | 66/33 MHz                                      | 3/6  | 200 MHz          | 3.5                              | 280 MHz                        | 2.5                    | 80 MHz                            |
| 110                     | 66/33 MHz                                      | 4/8  | 266 MHz          | 3.5                              | 300 MHz                        | 3                      | 88 MHz                            |
| 111                     | 66/33 MHz                                      | 4/8  | 266 MHz          | 3                                | 300 MHz                        | 2.5                    | 100 MHz                           |

Table 18. Clock Default Configurations in PCI Agent Mode (MODCK\_HI = 0000) (continued)

<sup>1</sup> Assumes MODCK\_HI = 0000.

<sup>2</sup> The frequency depends on the value of PCI\_MODCK. If PCI\_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.) and the CPM multiplication factor is multiplied by 2. Refer to Table 15.

<sup>3</sup> Core frequency = (60x bus frequency)(core multiplication factor)

<sup>4</sup> Bus frequency = CPM frequency/bus division factor

Table 19 describes all possible clock configurations when using the MPC8265 or the MPC8266's internal PCI bridge in agent mode.

| MODCK_H –<br>MODCK[1–3] | Input Clock<br>Frequency<br>(PCI) <sup>1,2</sup> | CPM<br>Multiplication<br>Factor <sup>1</sup> | CPM<br>Frequency | Core<br>Multiplication<br>Factor | Core<br>Frequency <sup>3</sup> | Bus Division<br>Factor | 60x Bus<br>Frequency <sup>4</sup> |
|-------------------------|--|--|------------------|----------------------------------|--------------------------------|------------------------|-----------------------------------|
| 0001_001                | 66/33 MHz  | 2/4  | 133 MHz          | 5                                | 166 MHz                        | 4                      | 33 MHz                            |
| 0001_010                | 66/33 MHz  | 2/4  | 133 MHz          | 6                                | 200 MHz                        | 4                      | 33 MHz                            |
| 0001_011                | 66/33 MHz  | 2/4  | 133 MHz          | 7                                | 233 MHz                        | 4                      | 33 MHz                            |
| 0001_100                | 66/33 MHz  | 2/4  | 133 MHz          | 8                                | 266 MHz                        | 4                      | 33 MHz                            |
|                         |  |  |                  |                                  |                                |                        |                                   |
| 0010_001                | 50/25 MHz  | 3/6  | 150 MHz          | 3                                | 180 MHz                        | 2.5                    | 60 MHz                            |
| 0010_010                | 50/25 MHz  | 3/6  | 150 MHz          | 3.5                              | 210 MHz                        | 2.5                    | 60 MHz                            |
| 0010_011                | 50/25 MHz  | 3/6  | 150 MHz          | 4                                | 240 MHz                        | 2.5                    | 60 MHz                            |
| 0010_100                | 50/25 MHz  | 3/6  | 150 MHz          | 4.5                              | 270 MHz                        | 2.5                    | 60 MHz                            |
|                         |  |  |                  |                                  |                                |                        |                                   |
| 0011_000                | 66/33 MHz  | 2/4  | 133 MHz          | 2.5                              | 110MHz                         | 3                      | 44 MHz                            |
| 0011_001                | 66/33 MHz  | 2/4  | 133 MHz          | 3                                | 132 MHz                        | 3                      | 44 MHz                            |
| 0011_010                | 66/33 MHz  | 2/4  | 133 MHz          | 3.5                              | 154 MHz                        | 3                      | 44 MHz                            |
| 0011_011                | 66/33 MHz  | 2/4  | 133 MHz          | 4                                | 176MHz                         | 3                      | 44 MHz                            |
| 0011_100                | 66/33 MHz  | 2/4  | 133 MHz          | 4.5                              | 198 MHz                        | 3                      | 44 MHz                            |
|                         |  |  |                  |                                  |                                |                        |                                   |
| 0100_000                | 66/33 MHz  | 3/6  | 200 MHz          | 2.5                              | 166 MHz                        | 3                      | 66 MHz                            |
| 0100_001                | 66/33 MHz  | 3/6  | 200 MHz          | 3                                | 200 MHz                        | 3                      | 66 MHz                            |
| 0100_010                | 66/33 MHz  | 3/6  | 200 MHz          | 3.5                              | 233 MHz                        | 3                      | 66 MHz                            |
| 0100_011                | 66/33 MHz  | 3/6  | 200 MHz          | 4                                | 266 MHz                        | 3                      | 66 MHz                            |

Table 19. Clock Configuration Modes in PCI Agent Mode



# 4 Pinout

This section provides the pin assignments and pinout list for the MPC826xA.

# 4.1 **Pin Assignments**

Figure 13 shows the pinout of the MPC826xA's 480 TBGA package as viewed from the top surface.




Figure 13. Pinout of the 480 TBGA Package as Viewed from the Top Surface



#### Table 21. Pinout List (continued)

| Pin Name                     | Ball |
|------------------------------|------|
| IRQ3/DP3/CKSTP_OUT/EXT_BR3   | D21  |
| IRQ4/DP4/CORE_SRESET/EXT_BG3 | C21  |
| IRQ5/DP5/TBEN/EXT_DBG3       | B21  |
| IRQ6/DP6/CSE0                | A21  |
| IRQ7/DP7/CSE1                | E20  |
| PSDVAL                       | V3   |
| ТА                           | C22  |
| TEA                          | V5   |
| GBL/IRQ1                     | W1   |
| CI/BADDR29/IRQ2              | U2   |
| WT/BADDR30/IRQ3              | U3   |
| L2_HIT/IRQ4                  | Y4   |
| CPU_BG/BADDR31/IRQ5          | U4   |
| CPU_DBG                      | R2   |
| CPU_BR                       | Y3   |
| CS0                          | F25  |
| CS1                          | C29  |
| CS2                          | E27  |
| CS3                          | E28  |
| CS4                          | F26  |
| CS5                          | F27  |
| CS6                          | F28  |
| CS7                          | G25  |
| CS8                          | D29  |
| CS9                          | E29  |
| CS10/BCTL1                   | F29  |
| CS11/AP0                     | G28  |
| BADDR27                      | T5   |
| BADDR28                      | U1   |
| ALE                          | T2   |
| BCTL0                        | A27  |
| PWE0/PSDDQM0/PBS0            | C25  |
| PWE1/PSDDQM1/PBS1            | E24  |
| PWE2/PSDDQM2/PBS2            | D24  |
| PWE3/PSDDQM3/PBS3            | C24  |



#### Table 21. Pinout List (continued)

| Pin Name                                  | Ball              |
|---|-------------------|
| LCL_D31/AD31 <sup>1</sup>                 | AA28              |
| LCL_DP0/C0 <sup>1</sup> /BE0 <sup>1</sup> | L28               |
| LCL_DP1/C1 <sup>1</sup> /BE1 <sup>1</sup> | N28               |
| LCL_DP2/C2 <sup>1</sup> /BE2 <sup>1</sup> | T28               |
| LCL_DP3/C3 <sup>1</sup> /BE3 <sup>1</sup> | W28               |
| IRQ0/NMI_OUT                              | T1                |
| IRQ7/INT_OUT/APE                          | D1                |
| TRST                                      | AH3               |
| тск                                       | AG5               |
| TMS                                       | AJ3               |
| TDI                                       | AE6               |
| TDO                                       | AF5               |
| TRIS                                      | AB4               |
| PORESET                                   | AG6               |
| HRESET                                    | AH5               |
| SRESET                                    | AF6               |
| QREQ                                      | AA3               |
| RSTCONF                                   | AJ4               |
| MODCK1/AP1/TC0/BNKSEL0                    | W2                |
| MODCK2/AP2/TC1/BNKSEL1                    | W3                |
| MODCK3/AP3/TC2/BNKSEL2                    | W4                |
| XFC                                       | AB2               |
| CLKIN1                                    | AH4               |
| PA0/RESTART1/DREQ3/FCC2_UTM_TXADDR2       | AC29 <sup>2</sup> |
| PA1/REJECT1/FCC2_UTM_TXADDR1/DONE3        | AC25 <sup>2</sup> |
| PA2/CLK20/FCC2_UTM_TXADDR0/DACK3          | AE28 <sup>2</sup> |
| PA3/CLK19/FCC2_UTM_RXADDR0/DACK4/L1RXD1A2 | AG29 <sup>2</sup> |
| PA4/REJECT2/FCC2_UTM_RXADDR1/DONE4        | AG28 <sup>2</sup> |
| PA5/RESTART2/DREQ4/FCC2_UTM_RXADDR2       | AG26 <sup>2</sup> |
| PA6/L1RSYNCA1                             | AE24 <sup>2</sup> |
| PA7/SMSYN2/L1TSYNCA1/L1GNTA1              | AH25 <sup>2</sup> |
| PA8/SMRXD2/L1RXD0A1/L1RXDA1               | AF23 <sup>2</sup> |
| PA9/SMTXD2/L1TXD0A1                       | AH23 <sup>2</sup> |
| PA10/FCC1_UT8_RXD0/FCC1_UT16_RXD8/MSNUM5  | AE22 <sup>2</sup> |
| PA11/FCC1_UT8_RXD1/FCC1_UT16_RXD9/MSNUM4  | AH22 <sup>2</sup> |

Pinout

## Table 21. Pinout List (continued)

| Pin Name   | Ball              |
|--|-------------------|
| PA12/FCC1_UT8_RXD2/FCC1_UT16_RXD10/MSNUM3                      | AJ21 <sup>2</sup> |
| PA13/FCC1_UT8_RXD3/FCC1_UT16_RXD11/MSNUM2                      | AH20 <sup>2</sup> |
| PA14/FCC1_UT8_RXD4/FCC1_UT16_RXD12/FCC1_RXD3                   | AG19 <sup>2</sup> |
| PA15/FCC1_UT8_RXD5/FCC1_UT16_RXD13/FCC1_RXD2                   | AF18 <sup>2</sup> |
| PA16/FCC1_UT8_RXD6/FCC1_UT16_RXD14/FCC1_RXD1                   | AF17 <sup>2</sup> |
| PA17/FCC1_UT8_RXD7/FCC1_UT16_RXD15/FCC1_RXD0/FCC1_RXD          | AE16 <sup>2</sup> |
| PA18/FCC1_UT8_TXD7/FCC1_UT16_TXD15/FCC1_TXD0/FCC1_TXD          | AJ16 <sup>2</sup> |
| PA19/FCC1_UT8_TXD6/FCC1_UT16_TXD14/FCC1_TXD1                   | AG15 <sup>2</sup> |
| PA20/FCC1_UT8_TXD5/FCC1_UT16_TXD13/FCC1_TXD2                   | AJ13 <sup>2</sup> |
| PA21/FCC1_UT8_TXD4/FCC1_UT16_TXD12/FCC1_TXD3                   | AE13 <sup>2</sup> |
| PA22/FCC1_UT8_TXD3/FCC1_UT16_TXD11                             | AF12 <sup>2</sup> |
| PA23/FCC1_UT8_TXD2/FCC1_UT16_TXD10                             | AG11 <sup>2</sup> |
| PA24/FCC1_UT8_TXD1/FCC1_UT16_TXD9/MSNUM1                       | AH9 <sup>2</sup>  |
| PA25/FCC1_UT8_TXD0/FCC1_UT16_TXD8/MSNUM0                       | AJ8 <sup>2</sup>  |
| PA26/FCC1_UTM_RXCLAV/FCC1_UTS_RXCLAV/FCC1_MII_RX_ER            | AH7 <sup>2</sup>  |
| PA27/FCC1_UT_RXSOC/FCC1_MII_RX_DV                              | AF7 <sup>2</sup>  |
| PA28/FCC1_UTM_RXENB/FCC1_UTS_RXENB/FCC1_MII_TX_EN              | AD5 <sup>2</sup>  |
| PA29/FCC1_UT_TXSOC/FCC1_MII_TX_ER                              | AF1 <sup>2</sup>  |
| PA30/FCC1_UTM_TXCLAV/FCC1_UTS_TXCLAV/FCC1_MII_CRS/<br>FCC1_RTS | AD3 <sup>2</sup>  |
| PA31/FCC1_UTM_TXENB/FCC1_UTS_TXENB/FCC1_MII_COL                | AB5 <sup>2</sup>  |
| PB4/FCC3_TXD3/FCC2_UT8_RXD0/L1RSYNCA2/FCC3_RTS                 | AD28 <sup>2</sup> |
| PB5/FCC3_TXD2/FCC2_UT8_RXD1/L1TSYNCA2/L1GNTA2                  | AD26 <sup>2</sup> |
| PB6/FCC3_TXD1/FCC2_UT8_RXD2/L1RXDA2/L1RXD0A2                   | AD25 <sup>2</sup> |
| PB7/FCC3_TXD0/FCC3_TXD/FCC2_UT8_RXD3/L1TXDA2/L1TXD0A2          | AE26 <sup>2</sup> |
| PB8/FCC2_UT8_TXD3/FCC3_RXD0/FCC3_RXD/TXD3/L1RSYNCD1            | AH27 <sup>2</sup> |
| PB9/FCC2_UT8_TXD2/FCC3_RXD1/L1TXD2A2/L1TSYNCD1/L1GNTD1         | AG24 <sup>2</sup> |
| PB10/FCC2_UT8_TXD1/FCC3_RXD2/L1RXDD1                           | AH24 <sup>2</sup> |
| PB11/FCC3_RXD3/FCC2_UT8_TXD0/L1TXDD1                           | AJ24 <sup>2</sup> |
| PB12/FCC3_MII_CRS/L1CLKOB1/L1RSYNCC1/TXD2                      | AG22 <sup>2</sup> |
| PB13/FCC3_MII_COL/L1RQB1/L1TSYNCC1/L1GNTC1/L1TXD1A2            | AH21 <sup>2</sup> |
| PB14/FCC3_MII_TX_EN/RXD3/L1RXDC1                               | AG20 <sup>2</sup> |
| PB15/FCC3_MII_TX_ER/RXD2/L1TXDC1                               | AF19 <sup>2</sup> |
| PB16/FCC3_MII_RX_ER/L1CLKOA1/CLK18                             | AJ18 <sup>2</sup> |
| PB17/FCC3_MII_RX_DV/L1RQA1/CLK17                               | AJ17 <sup>2</sup> |

## Table 21. Pinout List (continued)

| Pin Name  | Ball              |
|---|-------------------|
| PC16/CLK16/TIN4   | AF15 <sup>2</sup> |
| PC17/CLK15/TIN3/BRGO8   | AJ15 <sup>2</sup> |
| PC18/CLK14/TGATE2   | AH14 <sup>2</sup> |
| PC19/CLK13/BRGO7/SPICLK   | AG13 <sup>2</sup> |
| PC20/CLK12/TGATE1   | AH12 <sup>2</sup> |
| PC21/CLK11/BRGO6  | AJ11 <sup>2</sup> |
| PC22/CLK10/DONE1  | AG10 <sup>2</sup> |
| PC23/CLK9/BRGO5/DACK1   | AE10 <sup>2</sup> |
| PC24/FCC2_UT8_TXD3/CLK8/TOUT4   | AF9 <sup>2</sup>  |
| PC25/FCC2_UT8_TXD2/CLK7/BRGO4   | AE8 <sup>2</sup>  |
| PC26/CLK6/TOUT3/TMCLK   | AJ6 <sup>2</sup>  |
| PC27/FCC3_TXD/FCC3_TXD0/CLK5/BRGO3  | AG2 <sup>2</sup>  |
| PC28/CLK4/TIN1/TOUT2/CTS2/CLSN2   | AF3 <sup>2</sup>  |
| PC29/CLK3/TIN2/BRGO2/CTS1/CLSN1   | AF2 <sup>2</sup>  |
| PC30/FCC2_UT8_TXD3/CLK2/TOUT1   | AE1 <sup>2</sup>  |
| PC31/CLK1/BRGO1   | AD1 <sup>2</sup>  |
| PD4/BRGO8/L1TSYNCD1/L1GNTD1/FCC3_RTS/SMRXD2   | AC28 <sup>2</sup> |
| PD5/FCC1_UT16_TXD3/DONE1  | AD27 <sup>2</sup> |
| PD6/FCC1_UT16_TXD4/DACK1  | AF29 <sup>2</sup> |
| PD7/SMSYN1/FCC1_UTM_TXADDR3/FCC1_UTS_TXADDR3/<br>FCC2_UTM_TXADDR4/FCC1_TXCLAV2            | AF28 <sup>2</sup> |
| PD8/SMRXD1/FCC2_UT_TXPRTY/BRGO5   | AG25 <sup>2</sup> |
| PD9/SMTXD1/FCC2_UT_RXPRTY/BRGO3   | AH26 <sup>2</sup> |
| PD10/L1CLKOB2/FCC2_UT8_RXD1/L1RSYNCB1/BRGO4   | AJ27 <sup>2</sup> |
| PD11/L1RQB2/FCC2_UT8_RXD0/L1TSYNCB1/L1GNTB1   | AJ23 <sup>2</sup> |
| PD12/SI1_L1ST2/L1RXDB1  | AG23 <sup>2</sup> |
| PD13/SI1_L1ST1/L1TXDB1  | AJ22 <sup>2</sup> |
| PD14/FCC1_UT16_RXD0/L1CLKOC2/I2CSCL   | AE20 <sup>2</sup> |
| PD15/FCC1_UT16_RXD1/L1RQC2/I2CSDA   | AJ20 <sup>2</sup> |
| PD16/FCC1_UT_TXPRTY/L1TSYNCC1/L1GNTC1/SPIMISO   | AG18 <sup>2</sup> |
| PD17/FCC1_UT_RXPRTY/BRGO2/SPIMOSI   | AG17 <sup>2</sup> |
| PD18/FCC1_UTM_RXADDR4/FCC1_UTS_RXADDR4/<br>FCC1_UTM_RXCLAV3/FCC2_UTM_RXADDR3/SPICLK       | AF16 <sup>2</sup> |
| PD19/FCC1_UTM_TXADDR4/FCC1_UTS_TXADDR4/<br>FCC1_UTM_TXCLAV3/FCC2_UTM_TXADDR3/SPISEL/BRGO1 | AH15 <sup>2</sup> |
| PD20/RTS4/TENA4/FCC1_UT16_RXD2/L1RSYNCA2  | AJ14 <sup>2</sup> |



# 5.2 Mechanical Dimensions

Figure 15 provides the mechanical dimensions and bottom surface nomenclature of the 480 TBGA package.




Figure 15. Mechanical Dimensions and Bottom Surface Nomenclature



Ordering Information

# 6 Ordering Information

Figure 16 provides an example of the Freescale part numbering nomenclature for the MPC826xA. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For more information, contact your local Freescale sales office.




Figure 16. Freescale Part Number Key

# 7 Document Revision History

Table 23 lists significant changes in each revision of this document.

| Table 23 | . Document | Revision | History |
|----------|------------|----------|---------|
|----------|------------|----------|---------|

| Revision | Date    | Substantive Changes                  |  |
|----------|---------|--------------------------------------|--|
| 2        | 06/2009 | Updated package values in Figure 16. |  |
| 1.1      | 02/2006 | Addition of Table 12.                |  |
| 1.0      | 9/2005  | Document template update             |  |