

Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC G2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	300MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	480-LBGA Exposed Pad
Supplier Device Package	480-TBGA (37.5x37.5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8266azupjdc">https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8266azupjdc</a>

- PowerPC architecture-compliant memory management unit (MMU)
- Common on-chip processor (COP) test interface
- High-performance (6.6–7.65 SPEC95 benchmark at 300 MHz; 1.68 MIPS/MHz without inlining and 1.90 Dhrystones MIPS/MHz with
- Supports bus snooping for data cache coherency
- Floating-point unit (FPU)
- Separate power supply for internal logic and for I/O
- Separate PLLs for G2 core and for the CPM
  - G2 core and CPM can run at different frequencies for power/performance optimization
  - Internal core/bus clock multiplier that provides 1.5:1, 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
  - Internal CPM/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
- 64-bit data and 32-bit address 60x bus
  - Bus supports multiple master designs
  - Supports single- and four-beat burst transfers
  - 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
  - Supports data parity or ECC and address parity
- 32-bit data and 18-bit address local bus
  - Single-master bus, supports external slaves
  - Eight-beat burst transfers
  - 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- 60x-to-PCI bridge (MPC8265 and MPC8266 only)
  - Programmable host bridge and agent
  - 32-bit data bus, 66 MHz, 3.3 V
  - Synchronous and asynchronous 60x and PCI clock modes
  - All internal address space available to external PCI host
  - DMA for memory block transfers
  - PCI-to-60x address remapping
- System interface unit (SIU)
  - Clock synthesizer
  - Reset controller
  - Real-time clock (RTC) register
  - Periodic interrupt timer
  - Hardware bus monitor and software watchdog timer
  - IEEE Std. 1149.1™ standard JTAG test access port
- Twelve-bank memory controller
  - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash and other user-definable peripherals
  - Byte write enables and selectable parity generation

- 32-bit address decodes with programmable bank size
- Three user programmable machines, general-purpose chip-select machine, and page-mode pipeline SDRAM machine
- Byte selects for 64 bus width (60x) and byte selects for 32 bus width (local)
- Dedicated interface logic for SDRAM
- CPU core can be disabled and the device can be used in slave mode to an external core
- Communications processor module (CPM)
  - Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications protocols
  - Interfaces to G2 core through on-chip 32-Kbyte dual-port RAM and DMA controller
  - Serial DMA channels for receive and transmit on all serial channels
  - Parallel I/O registers with open-drain and interrupt capability
  - Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
  - Three fast communications controllers supporting the following protocols (only FCC1 and FCC2 on the MPC8255):
    - 10/100-Mbit Ethernet/IEEE Std. 802.3@ CDMA/CS interface through media independent interface (MII)
    - ATM—Full-duplex SAR protocols at 155 Mbps, through UTOPIA interface, AAL5, AAL1, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 16 K external connections
    - Transparent
    - HDLC—Up to T3 rates (clear channel)
  - Two multichannel controllers (MCCs) (only MCC2 on the MPC8255)
    - Each MCC handles 128 serial, full-duplex, 64-Kbps data channels. Each MCC can be split into four subgroups of 32 channels each.
    - Almost any combination of subgroups can be multiplexed to single or multiple TDM interfaces up to four TDM interfaces per MCC
  - Four serial communications controllers (SCCs) identical to those on the MPC860, supporting the digital portions of the following protocols:
    - Ethernet/IEEE 802.3 CDMA/CS
    - HDLC/SDLC and HDLC bus
    - Universal asynchronous receiver transmitter (UART)
    - Synchronous UART
    - Binary synchronous (BISYNC) communications
    - Transparent
  - Two serial management controllers (SMCs), identical to those of the MPC860
    - Provide management for BRI devices as general circuit interface (GCI) controllers in time-division-multiplexed (TDM) channels

- Transparent
- UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One inter-integrated circuit (I<sup>2</sup>C) controller (identical to the MPC860 I<sup>2</sup>C controller)
  - Microwire compatible
  - Multiple-master, single-master, and slave modes
- Up to eight TDM interfaces (four on the MPC8255)
  - Supports two groups of four TDM channels for a total of eight TDMs
  - 2,048 bytes of SI RAM
  - Bit or byte resolution
  - Independent transmit and receive routing, frame synchronization
  - Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
- Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs, SCCs, SMCs, and serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers

Additional features of the MPC826xA family are as follows:

- CPM
  - 32-Kbyte dual-port RAM
  - Additional MCC host commands
  - Eight transfer transmission convergence (TC) layers between the TDMs and FCC2 to support inverse multiplexing for ATM capabilities (IMA) (MPC8264 and MPC8266 only)
- CPM multiplexing
  - FCC2 can also be connected to the TC layer.
- TC layer (MPC8264 and MPC8266 only)
  - Each of the 8 TDM channels is routed in hardware to a TC layer block
    - Protocol-specific overhead bits may be discarded or routed to other controllers by the SI
    - Performing ATM TC layer functions (according to ITU-T I.432)
      - Transmit (Tx) updates
        - Cell HEC generation
        - Payload scrambling using self synchronizing scrambler (programmable by the user)
        - Coset generation (programmable by the user)
        - Cell rate by inserting idle/unassigned cells
      - Receive (Rx) updates
        - Cell delineation using bit by bit HEC checking and programmable ALPHA and DELTA parameters for the delineation state machine
        - Payload descrambling using self synchronizing scrambler (programmable by the user)

Table 3. DC Electrical Characteristics<sup>1</sup> (continued)

Characteristic	Symbol	Min	Max	Unit
$I_{OL} = 7.0 \text{ mA}$ $\overline{BR}$ $\overline{BG}$ $\overline{ABB/IRQ2}$ $\overline{TS}$ $A[0-31]$ $TT[0-4]$ $\overline{TBST}$ $TSIZE[0-3]$ $\overline{AACK}$ $\overline{ARTRY}$ $\overline{DBG}$ $\overline{DBB/IRQ3}$ $D[0-63]$ $DP(0)/\overline{RSRV/EXT\_BR2}$ $DP(1)/\overline{IRQ1/EXT\_BG2}$ $DP(2)/\overline{TLBISYNC/IRQ2/EXT\_DBG2}$ $DP(3)/\overline{IRQ3/EXT\_BR3/CKSTP\_OUT}$ $DP(4)/\overline{IRQ4/EXT\_BG3/CORE\_SREST}$ $DP(5)/\overline{TBEN/IRQ5/EXT\_DBG3}$ $DP(6)/\overline{CSE(0)/IRQ6}$ $DP(7)/\overline{CSE(1)/IRQ7}$ $\overline{PSDVAL}$ $\overline{TA}$ $\overline{TEA}$ $\overline{GBL/IRQ1}$ $\overline{CI/BADDR29/IRQ2}$ $\overline{WT/BADDR30/IRQ3}$ $\overline{L2\_HIT/IRQ4}$ $\overline{CPU\_BG/BADDR31/IRQ5}$ $\overline{CPU\_DBG}$ $\overline{CPU\_BR}$ $\overline{IRQ0/NMI\_OUT}$ $\overline{IRQ7/INT\_OUT/APE}$ $\overline{PORESET}$ $\overline{HRESET}$ $\overline{SRESET}$ $\overline{RSTCONF}$ $\overline{QREQ}$	$V_{OL}$	—	0.4	V

- <sup>2</sup> The leakage current is measured for nominal VDD, VCCSYN, and VDD.  
<sup>3</sup> MPC8265 and MPC8266 only.

## 2.2 Thermal Characteristics

Table 4 describes thermal characteristics.

**Table 4. Thermal Characteristics for 480 TBGA Package**

Characteristics	Symbol	Value	Unit	Air Flow
Junction to ambient	$\theta_{JA}$	13 <sup>1</sup>	°C/W	NC <sup>2</sup>
		10 <sup>1</sup>		1 m/s
		11 <sup>3</sup>		NC
		8 <sup>3</sup>		1 m/s
Junction to board <sup>4</sup>	$\theta_{JB}$	4	°C/W	—
Junction to case <sup>5</sup>	$\theta_{JC}$	1.1	°C/W	—

<sup>1</sup> Assumes a single layer board with no thermal vias

<sup>2</sup> Natural convection

<sup>3</sup> Assumes a four layer board

<sup>4</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

<sup>5</sup> Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

## 2.3 Power Considerations

The average chip-junction temperature,  $T_J$ , in °C can be obtained from the following:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad (1)$$

where

$T_A$  = ambient temperature °C

$\theta_{JA}$  = package thermal resistance, junction to ambient, °C/W

$P_D = P_{INT} + P_{I/O}$

$P_{INT} = I_{DD} \times V_{DD}$  Watts (chip internal power)

$P_{I/O}$  = power dissipation on input and output pins (determined by user)

For most applications  $P_{I/O} < 0.3 \times P_{INT}$ . If  $P_{I/O}$  is neglected, an approximate relationship between  $P_D$  and  $T_J$  is the following:

$$P_D = K / (T_J + 273^\circ \text{C}) \quad (2)$$

Solving equations (1) and (2) for K gives:

$$K = P_D \times (T_A + 273^\circ \text{C}) + \theta_{JA} \times P_D^2 \quad (3)$$

where  $K$  is a constant pertaining to the particular part.  $K$  can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of  $K$ , the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

### 2.3.1 Layout Practices

Each  $V_{CC}$  pin should be provided with a low-impedance path to the board's power supply. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The  $V_{CC}$  power supply should be bypassed to ground using at least four 0.1  $\mu$ F by-pass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip  $V_{CC}$  and ground should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as  $V_{CC}$  and GND planes.

All output pins on the MPC826xA have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the  $V_{CC}$  and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

Table 5 provides preliminary, estimated power dissipation for various configurations. Note that suitable thermal management is required for conditions above  $P_D = 3$  W (when the ambient temperature is 70 °C or greater) to ensure the junction temperature does not exceed the maximum specified value. Also note that the I/O power should be included when determining whether to use a heat sink.

**Table 5. Estimated Power Dissipation for Various Configurations<sup>1</sup>**

Bus (MHz)	CPM Multiplier	Core CPU Multiplier	CPM (MHz)	CPU (MHz)	$P_{INT}(W)^2$			
					Vddl 1.8 Volts		Vddl 2.0 Volts	
					Nominal	Maximum	Nominal	Maximum
66.66	2	3	133	200	1.2	2	1.8	2.3
66.66	2.5	3	166	200	1.3	2.1	1.9	2.3
66.66	3	4	200	266	—	—	2.3	2.9
66.66	3	4.5	200	300	—	—	2.4	3.1
83.33	2	3	166	250	—	—	2.2	2.8
83.33	2	3	166	250	—	—	2.2	2.8
83.33	2.5	3.5	208	291	—	—	2.4	3.1

<sup>1</sup> Test temperature = room temperature (25° C)

<sup>2</sup>  $P_{INT} = I_{DD} \times V_{DD}$  Watts

Table 8 lists CPM input characteristics.


**Table 8. AC Characteristics for CPM Inputs<sup>1</sup>**

Spec Number		Characteristic	Setup (ns)		Hold (ns)	
Max	Min		66 MHz	83 MHz	66 MHz	83 MHz
sp16a	sp17a	FCC inputs—internal clock (NMSI)	10	8	0	0
sp16b	sp17b	FCC inputs—external clock (NMSI)	3	2.5	3	2
sp20	sp21	TDM inputs/SI	15	12	12	10
sp18a	sp19a	SCC/SMC/SPI/I2C inputs—internal clock (NMSI)	20	16	0	0
sp18b	sp19b	SCC/SMC/SPI/I2C inputs—external clock (NMSI)	5	4	5	4
sp22	sp23	PIO/TIMER/IDMA inputs	10	8	3	3

<sup>1</sup> Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

Note that although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.


Figure 3 shows the FCC external clock.



**Figure 3. FCC External Clock Diagram**



Figure 8 shows PIO, timer, and DMA signals.



**Note:** TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

**Figure 8. PIO, Timer, and DMA Signal Diagram**

Table 10 lists SIU input characteristics.

**Table 9. AC Characteristics for SIU Inputs<sup>1</sup>**

Spec Number		Characteristic	Setup (ns)		Hold (ns)	
Max	Min		66 MHz	83 MHz	66 MHz	83 MHz
sp11	sp10	AACK/ARTRY/T $\bar{A}$ /TS/TEA/DBG/BG/BR	6	5	0.5	0.5
sp12	sp10	Data bus in normal mode	5	4	0.5	0.5
sp13	sp10	Data bus in ECC and PARITY modes	8	6	0.5	0.5
sp14	sp10	DP pins	7	6	0.5	0.5
sp15	sp10	All other pins	5	4	0.5	0.5

<sup>1</sup> Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

Figure 9 shows the interaction of several bus signals.




Figure 9. Bus Signals

Figure 10 shows signal behavior for all parity modes (including ECC, RMW parity, and standard parity).




Figure 10. Parity Mode Diagram

Table 14. Clock Configuration Modes<sup>1</sup> (continued)

MODCK_H–MODCK[1–3]	Input Clock Frequency <sup>2,3</sup>	CPM Multiplication Factor <sup>2</sup>	CPM Frequency <sup>2</sup>	Core Multiplication Factor <sup>2</sup>	Core Frequency <sup>2</sup>
0001_101	33 MHz	3	100 MHz	4	133 MHz
0001_110	33 MHz	3	100 MHz	5	166 MHz
0001_111	33 MHz	3	100 MHz	6	200 MHz
0010_000	33 MHz	3	100 MHz	7	233 MHz
0010_001	33 MHz	3	100 MHz	8	266 MHz
0010_010	<b>33 MHz</b>	<b>4</b>	<b>133 MHz</b>	<b>4</b>	<b>133 MHz</b>
0010_011	<b>33 MHz</b>	<b>4</b>	<b>133 MHz</b>	<b>5</b>	<b>166 MHz</b>
0010_100	33 MHz	4	133 MHz	6	200 MHz
0010_101	33 MHz	4	133 MHz	7	233 MHz
0010_110	33 MHz	4	133 MHz	8	266 MHz
0010_111	33 MHz	5	166 MHz	4	133 MHz
0011_000	33 MHz	5	166 MHz	5	166 MHz
0011_001	33 MHz	5	166 MHz	6	200 MHz
0011_010	33 MHz	5	166 MHz	7	233 MHz
0011_011	33 MHz	5	166 MHz	8	266 MHz
0011_100	33 MHz	6	200 MHz	4	133 MHz
0011_101	33 MHz	6	200 MHz	5	166 MHz
0011_110	33 MHz	6	200 MHz	6	200 MHz
0011_111	33 MHz	6	200 MHz	7	233 MHz
0100_000	33 MHz	6	200 MHz	8	266 MHz
0100_001	Reserved				
0100_010					
0100_011					
0100_100					
0100_101					
0100_110					

Table 14. Clock Configuration Modes<sup>1</sup> (continued)

MODCK_H–MODCK[1–3]	Input Clock Frequency <sup>2,3</sup>	CPM Multiplication Factor <sup>2</sup>	CPM Frequency <sup>2</sup>	Core Multiplication Factor <sup>2</sup>	Core Frequency <sup>2</sup>
0100_111	Reserved				
0101_000					
0101_001					
0101_010					
0101_011					
0101_100					
0101_101	66 MHz	2	133 MHz	2	133 MHz
0101_110	<b>66 MHz</b>	<b>2</b>	<b>133 MHz</b>	<b>2.5</b>	<b>166 MHz</b>
0101_111	<b>66 MHz</b>	<b>2</b>	<b>133 MHz</b>	<b>3</b>	<b>200 MHz</b>
0110_000	66 MHz	2	133 MHz	3.5	233 MHz
0110_001	66 MHz	2	133 MHz	4	266 MHz
0110_010	66 MHz	2	133 MHz	4.5	300 MHz
0110_011	66 MHz	2.5	166 MHz	2	133 MHz
0110_100	<b>66 MHz</b>	<b>2.5</b>	<b>166 MHz</b>	<b>2.5</b>	<b>166 MHz</b>
0110_101	<b>66 MHz</b>	<b>2.5</b>	<b>166 MHz</b>	<b>3</b>	<b>200 MHz</b>
0110_110	66 MHz	2.5	166 MHz	3.5	233 MHz
0110_111	66 MHz	2.5	166 MHz	4	266 MHz
0111_000	66 MHz	2.5	166 MHz	4.5	300 MHz
0111_001	66 MHz	3	200 MHz	2	133 MHz
0111_010	66 MHz	3	200 MHz	2.5	166 MHz
0111_011	66 MHz	3	200 MHz	3	200 MHz
0111_100	66 MHz	3	200 MHz	3.5	233 MHz
0111_101	66 MHz	3	200 MHz	4	266 MHz
0111_110	66 MHz	3	200 MHz	4.5	300 MHz
0111_111	66 MHz	3.5	233 MHz	2	133 MHz
1000_000	66 MHz	3.5	233 MHz	2.5	166 MHz

Table 17. Clock Configuration Modes in PCI Host Mode (continued)

MODCK_H – MODCK[1–3]	Input Clock Frequency <sup>1</sup> (Bus)	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency	PCI Division Factor <sup>2</sup>	PCI Frequency <sup>2</sup>
1001_010	66 MHz	3.5	233 MHz	3.5	233 MHz	4/8	58/29 MHz
1001_011	66 MHz	3.5	233 MHz	4	266 MHz	4/8	58/29 MHz
1001_100	66 MHz	3.5	233 MHz	4.5	300 MHz	4/8	58/29 MHz
1010_000	100 MHz	2	200 MHz	2	200 MHz	3/6	66/33 MHz
1010_001	100 MHz	2	200 MHz	2.5	250 MHz	3/6	66/33 MHz
1010_010	100 MHz	2	200 MHz	3	300 MHz	3/6	66/33 MHz
1010_011	100 MHz	2	200 MHz	3.5	350 MHz	3/6	66/33 MHz
1010_100	100 MHz	2	200 MHz	4	400 MHz	3/6	66/33 MHz
1011_000	100 MHz	2.5	250 MHz	2	200 MHz	4/8	62/31 MHz
1011_001	100 MHz	2.5	250 MHz	2.5	250 MHz	4/8	62/31MHz
1011_010	100 MHz	2.5	250 MHz	3	300 MHz	4/8	62/31 MHz
1011_011	100 MHz	2.5	250 MHz	3.5	350 MHz	4/8	62/31 MHz
1011_100	100 MHz	2.5	250 MHz	4	400 MHz	4/8	62/31 MHz

<sup>1</sup> Input clock frequency is given only for the purpose of reference. User should set MODCK\_H–MODCK\_L so that the resulting configuration does not exceed the frequency rating of the user's part.

<sup>2</sup> The frequency depends on the value of PCI\_MODCK. If PCI\_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.). Refer to [Table 15](#).

<sup>3</sup> In this mode, PCI\_MODCK must be "0".

### 3.2.2 PCI Agent Mode

The frequencies listed in [Table 18](#) and [Table 19](#) are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

Table 18. Clock Default Configurations in PCI Agent Mode (MODCK\_HI = 0000)

MODCK[1–3] <sup>1</sup>	Input Clock Frequency (PCI) <sup>2</sup>	CPM Multiplication Factor <sup>2</sup>	CPM Frequency	Core Multiplication Factor	Core Frequency <sup>3</sup>	Bus Division Factor	60x Bus Frequency <sup>4</sup>
000	66/33 MHz	2/4	133 MHz	2.5	166 MHz	2	66 MHz
001	66/33 MHz	2/4	133 MHz	3	200 MHz	2	66 MHz
010	66/33 MHz	3/6	200 MHz	3	200 MHz	3	66 MHz
011	66/33 MHz	3/6	200 MHz	4	266 MHz	3	66 MHz

**Table 18. Clock Default Configurations in PCI Agent Mode (MODCK\_HI = 0000) (continued)**

MODCK[1–3] <sup>1</sup>	Input Clock Frequency (PCI) <sup>2</sup>	CPM Multiplication Factor <sup>2</sup>	CPM Frequency	Core Multiplication Factor	Core Frequency <sup>3</sup>	Bus Division Factor	60x Bus Frequency <sup>4</sup>
100	66/33 MHz	3/6	200 MHz	3	240 MHz	2.5	80 MHz
101	66/33 MHz	3/6	200 MHz	3.5	280 MHz	2.5	80 MHz
110	66/33 MHz	4/8	266 MHz	3.5	300 MHz	3	88 MHz
111	66/33 MHz	4/8	266 MHz	3	300 MHz	2.5	100 MHz

<sup>1</sup> Assumes MODCK\_HI = 0000.

<sup>2</sup> The frequency depends on the value of PCI\_MODCK. If PCI\_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.) and the CPM multiplication factor is multiplied by 2. Refer to [Table 15](#).

<sup>3</sup> Core frequency = (60x bus frequency)(core multiplication factor)

<sup>4</sup> Bus frequency = CPM frequency/bus division factor

[Table 19](#) describes all possible clock configurations when using the MPC8265 or the MPC8266's internal PCI bridge in agent mode.

**Table 19. Clock Configuration Modes in PCI Agent Mode**

MODCK_H – MODCK[1–3]	Input Clock Frequency (PCI) <sup>1,2</sup>	CPM Multiplication Factor <sup>1</sup>	CPM Frequency	Core Multiplication Factor	Core Frequency <sup>3</sup>	Bus Division Factor	60x Bus Frequency <sup>4</sup>
0001_001	66/33 MHz	2/4	133 MHz	5	166 MHz	4	33 MHz
0001_010	66/33 MHz	2/4	133 MHz	6	200 MHz	4	33 MHz
0001_011	66/33 MHz	2/4	133 MHz	7	233 MHz	4	33 MHz
0001_100	66/33 MHz	2/4	133 MHz	8	266 MHz	4	33 MHz
0010_001	50/25 MHz	3/6	<b>150 MHz</b>	3	180 MHz	2.5	<b>60 MHz</b>
0010_010	50/25 MHz	3/6	<b>150 MHz</b>	3.5	210 MHz	2.5	<b>60 MHz</b>
0010_011	50/25 MHz	3/6	<b>150 MHz</b>	4	240 MHz	2.5	<b>60 MHz</b>
0010_100	50/25 MHz	3/6	<b>150 MHz</b>	4.5	270 MHz	2.5	<b>60 MHz</b>
0011_000	66/33 MHz	2/4	<b>133 MHz</b>	2.5	110MHz	3	44 MHz
0011_001	66/33 MHz	2/4	<b>133 MHz</b>	3	132 MHz	3	44 MHz
0011_010	66/33 MHz	2/4	<b>133 MHz</b>	3.5	154 MHz	3	<b>44 MHz</b>
0011_011	66/33 MHz	2/4	<b>133 MHz</b>	4	176MHz	3	<b>44 MHz</b>
0011_100	66/33 MHz	2/4	<b>133 MHz</b>	4.5	198 MHz	3	<b>44 MHz</b>
0100_000	66/33 MHz	3/6	200 MHz	2.5	166 MHz	<b>3</b>	66 MHz
0100_001	66/33 MHz	3/6	<b>200 MHz</b>	3	200 MHz	<b>3</b>	<b>66 MHz</b>
0100_010	66/33 MHz	3/6	<b>200 MHz</b>	3.5	233 MHz	<b>3</b>	<b>66 MHz</b>
0100_011	66/33 MHz	3/6	<b>200 MHz</b>	4	266 MHz	<b>3</b>	<b>66 MHz</b>

**Table 19. Clock Configuration Modes in PCI Agent Mode (continued)**

MODCK_H – MODCK[1–3]	Input Clock Frequency (PCI) <sup>1,2</sup>	CPM Multiplication Factor <sup>1</sup>	CPM Frequency	Core Multiplication Factor	Core Frequency <sup>3</sup>	Bus Division Factor	60x Bus Frequency <sup>4</sup>
1010_001	66/33 MHz	4/8	266 MHz	3	266 MHz	3	88 MHz
1010_010	66/33 MHz	4/8	266 MHz	3.5	300 MHz	3	88 MHz
1010_011	66/33 MHz	4/8	266 MHz	4	350 MHz	3	88 MHz
1010_100	66/33 MHz	4/8	266 MHz	4.5	400 MHz	3	88 MHz
1011_000	66/33 MHz	4/8	266 MHz	2	212MHz	2.5	106 MHz
1011_001	66/33 MHz	4/8	266 MHz	2.5	265 MHz	2.5	106 MHz
1011_010	66/33 MHz	4/8	266 MHz	3	318 MHz	2.5	106 MHz
1011_011	66/33 MHz	4/8	266 MHz	3.5	371 MHz	2.5	106 MHz
1011_100	66/33 MHz	4/8	266 MHz	4	424 MHz	2.5	106 MHz


- <sup>1</sup> The frequency depends on the value of PCI\_MODCK. If PCI\_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.) and the CPM multiplication factor is multiplied by 2. Refer to [Table 15](#).
- <sup>2</sup> Input clock frequency is given only for the purpose of reference. User should set MODCK\_H–MODCK\_L so that the resulting configuration does not exceed the frequency rating of the user's part.
- <sup>3</sup> Core frequency = (60x bus frequency)(core multiplication factor)
- <sup>4</sup> Bus frequency = CPM frequency/bus division factor
- <sup>5</sup> In this mode, PCI\_MODCK must be "1".

# 4 Pinout

This section provides the pin assignments and pinout list for the MPC826xA.

## 4.1 Pin Assignments

Figure 13 shows the pinout of the MPC826xA's 480 TBGA package as viewed from the top surface.



**Figure 13. Pinout of the 480 TBGA Package as Viewed from the Top Surface**



Table 21. Pinout List (continued)

Pin Name	Ball
D32	E18
D33	B17
D34	A15
D35	A12
D36	D11
D37	C8
D38	E7
D39	A3
D40	D18
D41	A17
D42	A14
D43	B12
D44	A10
D45	D8
D46	B6
D47	C4
D48	C18
D49	E16
D50	B14
D51	C12
D52	B10
D53	A7
D54	C6
D55	D5
D56	B18
D57	B16
D58	E14
D59	D12
D60	C10
D61	E8
D62	D6
D63	C2
DP0/ $\overline{\text{RSRV}}/\text{EXT\_BR2}$	B22
IRQ1/DP1/ $\overline{\text{EXT\_BG2}}$	A22
IRQ2/DP2/ $\overline{\text{TLBISYNC}}/\text{EXT\_DBG2}$	E21

Table 21. Pinout List (continued)

Pin Name	Ball
L_A28/RST <sup>1</sup> /CORE_SRESET	AB29
L_A29/INTA <sup>1</sup>	AB28
L_A30/REQ2 <sup>1</sup>	P25
L_A31/DLLOUT <sup>1</sup>	AB27
LCL_D0/AD0 <sup>1</sup>	H29
LCL_D1/AD1 <sup>1</sup>	J29
LCL_D2/AD2 <sup>1</sup>	J28
LCL_D3/AD3 <sup>1</sup>	J27
LCL_D4/AD4 <sup>1</sup>	J26
LCL_D5/AD5 <sup>1</sup>	J25
LCL_D6/AD6 <sup>1</sup>	K25
LCL_D7/AD7 <sup>1</sup>	L29
LCL_D8/AD8 <sup>1</sup>	L27
LCL_D9/AD9 <sup>1</sup>	L26
LCL_D10/AD10 <sup>1</sup>	L25
LCL_D11/AD11 <sup>1</sup>	M29
LCL_D12/AD12 <sup>1</sup>	M28
LCL_D13/AD13 <sup>1</sup>	M27
LCL_D14/AD14 <sup>1</sup>	M26
LCL_D15/AD15 <sup>1</sup>	N29
LCL_D16/AD16 <sup>1</sup>	T25
LCL_D17/AD17 <sup>1</sup>	U27
LCL_D18/AD18 <sup>1</sup>	U26
LCL_D19/AD19 <sup>1</sup>	U25
LCL_D20/AD20 <sup>1</sup>	V29
LCL_D21/AD21 <sup>1</sup>	V28
LCL_D22/AD22 <sup>1</sup>	V27
LCL_D23/AD23 <sup>1</sup>	V26
LCL_D24/AD24 <sup>1</sup>	W27
LCL_D25/AD25 <sup>1</sup>	W26
LCL_D26/AD26 <sup>1</sup>	W25
LCL_D27/AD27 <sup>1</sup>	Y29
LCL_D28/AD28 <sup>1</sup>	Y28
LCL_D29/AD29 <sup>1</sup>	Y25
LCL_D30/AD30 <sup>1</sup>	AA29

Table 21. Pinout List (continued)

Pin Name	Ball
LCL_D31/AD31 <sup>1</sup>	AA28
LCL_DP0/C0 <sup>1</sup> /BE0 <sup>1</sup>	L28
LCL_DP1/C1 <sup>1</sup> /BE1 <sup>1</sup>	N28
LCL_DP2/C2 <sup>1</sup> /BE2 <sup>1</sup>	T28
LCL_DP3/C3 <sup>1</sup> /BE3 <sup>1</sup>	W28
IRQ0/NMI_OUT	T1
IRQ7/INT_OUT/APE	D1
TRST	AH3
TCK	AG5
TMS	AJ3
TDI	AE6
TDO	AF5
TRIS	AB4
PORESET	AG6
HRESET	AH5
SRESET	AF6
QREQ	AA3
RSTCONF	AJ4
MODCK1/AP1/TC0/BNKSEL0	W2
MODCK2/AP2/TC1/BNKSEL1	W3
MODCK3/AP3/TC2/BNKSEL2	W4
XFC	AB2
CLKIN1	AH4
PA0/RESTART1/DREQ3/FCC2_UTM_TXADDR2	AC29 <sup>2</sup>
PA1/REJECT1/FCC2_UTM_TXADDR1/DONE3	AC25 <sup>2</sup>
PA2/CLK20/FCC2_UTM_TXADDR0/DACK3	AE28 <sup>2</sup>
PA3/CLK19/FCC2_UTM_RXADDR0/DACK4/L1RXD1A2	AG29 <sup>2</sup>
PA4/REJECT2/FCC2_UTM_RXADDR1/DONE4	AG28 <sup>2</sup>
PA5/RESTART2/DREQ4/FCC2_UTM_RXADDR2	AG26 <sup>2</sup>
PA6/L1RSYNCA1	AE24 <sup>2</sup>
PA7/SMSYN2/L1TSYNCA1/L1GNTA1	AH25 <sup>2</sup>
PA8/SMRXD2/L1RXD0A1/L1RXDA1	AF23 <sup>2</sup>
PA9/SMTXD2/L1TXD0A1	AH23 <sup>2</sup>
PA10/FCC1_UT8_RXD0/FCC1_UT16_RXD8/MSNUM5	AE22 <sup>2</sup>
PA11/FCC1_UT8_RXD1/FCC1_UT16_RXD9/MSNUM4	AH22 <sup>2</sup>

Table 21. Pinout List (continued)

Pin Name	Ball
PB18/FCC2_UT8_RXD4/FCC2_RXD3/L1CLKOD2/L1RXD2A2	AE14 <sup>2</sup>
PB19/FCC2_UT8_RXD5/FCC2_RXD2/L1RQD2/L1RXD3A2	AF13 <sup>2</sup>
PB20/FCC2_UT8_RXD6/FCC2_RXD1/L1RSYNCD2/L1TXD1A1	AG12 <sup>2</sup>
PB21/FCC2_UT8_RXD7/FCC2_RXD0/FCC2_RXD/L1TSYNCD2/L1GNTD2/L1TXD2A1	AH11 <sup>2</sup>
PB22/FCC2_UT8_TXD7/FCC2_TXD0/FCC2_TXD/L1RXD1A1/L1RXDD2	AH16 <sup>2</sup>
PB23/FCC2_UT8_TXD6/FCC2_TXD1/L1RXD2A1/L1TXDD2	AE15 <sup>2</sup>
PB24/FCC2_UT8_TXD5/FCC2_TXD2/L1RXD3A1/L1RSYNCC2	AJ9 <sup>2</sup>
PB25/FCC2_UT8_TXD4/FCC2_TXD3/L1TSYNCC2/L1GNTC2/L1TXD3A1	AE9 <sup>2</sup>
PB26/FCC2_MII_CRS/FCC2_UT8_TXD1/L1RXDC2	AJ7 <sup>2</sup>
PB27/FCC2_MII_COL/FCC2_UT8_TXD0/L1TXDC2	AH6 <sup>2</sup>
PB28/FCC2_MII_RX_ER/FCC2_RTS/L1TSYNCB2/L1GNTB2/TXD1	AE3 <sup>2</sup>
PB29/FCC2_UTM_RXCLAV/FCC2_UTS_RXCLAV/L1RSYNCB2/FCC2_MII_TX_EN	AE2 <sup>2</sup>
PB30/FCC2_MII_RX_DV/FCC2_UT_TXSOC/L1RXDB2	AC5 <sup>2</sup>
PB31/FCC2_MII_TX_ER/FCC2_UT_RXSOC/L1TXDB2	AC4 <sup>2</sup>
PC0/DREQ1/BRGO7/SMSYN2/L1CLKOA2	AB26 <sup>2</sup>
PC1/DREQ2/BRGO6/L1RQA2	AD29 <sup>2</sup>
PC2/FCC3_CD/FCC2_UT8_TXD3/DONE2	AE29 <sup>2</sup>
PC3/FCC3_CTS/FCC2_UT8_TXD2/DACK2/CTS4	AE27 <sup>2</sup>
PC4/FCC2_UTM_RXENB/FCC2_UTS_RXENB/SI2_L1ST4/FCC2_CD	AF27 <sup>2</sup>
PC5/FCC2_UTM_TXCLAV/FCC2_UTS_TXCLAV/SI2_L1ST3/FCC2_CTS	AF24 <sup>2</sup>
PC6/FCC1_CD/L1CLKOC1/FCC1_UTM_RXADDR2/FCC1_UTS_RXADDR/FCC1_UTM_RXCLAV1	AJ26 <sup>2</sup>
PC7/FCC1_CTS/L1RQC1/FCC1_UTM_TXADDR2/FCC1_UTS_TXADDR2/FCC1_UTM_TXCLAV1	AJ25 <sup>2</sup>
PC8/CD4/RENA4/FCC1_UT16_TXD0/SI2_L1ST2/CTS3	AF22 <sup>2</sup>
PC9/CTS4/CLSN4/FCC1_UT16_TXD1/SI2_L1ST1/L1TSYNCA2/L1GNTA2	AE21 <sup>2</sup>
PC10/CD3/RENA3/FCC1_UT16_TXD2/SI1_L1ST4/FCC2_UT8_RXD3	AF20 <sup>2</sup>
PC11/CTS3/CLSN3/L1CLKOD1/L1TXD3A2/FCC2_UT8_RXD2	AE19 <sup>2</sup>
PC12/CD2/RENA2/SI1_L1ST3/FCC1_UTM_RXADDR1/FCC1_UTS_RXADDR1	AE18 <sup>2</sup>
PC13/CTS2/CLSN2/L1RQD1/FCC1_UTM_TXADDR1/FCC1_UTS_TXADDR1	AH18 <sup>2</sup>
PC14/CD1/RENA1/FCC1_UTM_RXADDR0/FCC1_UTS_RXADDR0	AH17 <sup>2</sup>
PC15/CTS1/CLSN1/SMTXD2/FCC1_UTM_TXADDR0/FCC1_UTS_TXADDR0	AG16 <sup>2</sup>

## How to Reach Us:

### Home Page:

[www.freescale.com](http://www.freescale.com)

### Web Support:

<http://www.freescale.com/support>

### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
1-800-521-6274 or  
+1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### Japan:

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku  
Tokyo 153-0064  
Japan  
0120 191014 or  
+81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### Asia/Pacific:

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### For Literature Requests Only:

Freescale Semiconductor  
Literature Distribution Center  
1-800 441-2447 or  
+1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, and StarCore are trademarks or registered trademarks of Freescale Semiconductor, Inc. in the U.S. and other countries. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. IEEE 802.3 and 1149.1 are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE.

© Freescale Semiconductor, Inc., 2005–2009. All rights reserved.

