

Welcome to **E-XFL.COM** 

### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Active
Core Processor	PowerPC G2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	300MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	480-LBGA Exposed Pad
Supplier Device Package	480-TBGA (37.5x37.5)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8255azupibb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### **Features**

- 32-bit address decodes with programmable bank size
- Three user programmable machines, general-purpose chip-select machine, and page-mode pipeline SDRAM machine
- Byte selects for 64 bus width (60x) and byte selects for 32 bus width (local)
- Dedicated interface logic for SDRAM
- CPU core can be disabled and the device can be used in slave mode to an external core
- Communications processor module (CPM)
  - Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications protocols
  - Interfaces to G2 core through on-chip 32-Kbyte dual-port RAM and DMA controller
  - Serial DMA channels for receive and transmit on all serial channels
  - Parallel I/O registers with open-drain and interrupt capability
  - Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
  - Three fast communications controllers supporting the following protocols (only FCC1 and FCC2 on the MPC8255):
    - 10/100-Mbit Ethernet/IEEE Std. 802.3® CDMA/CS interface through media independent interface (MII)
    - ATM—Full-duplex SAR protocols at 155 Mbps, through UTOPIA interface, AAL5, AAL1, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 16 K external connections
    - Transparent
    - HDLC—Up to T3 rates (clear channel)
  - Two multichannel controllers (MCCs) (only MCC2 on the MPC8255)
    - Each MCC handles 128 serial, full-duplex, 64-Kbps data channels. Each MCC can be split
      into four subgroups of 32 channels each.
    - Almost any combination of subgroups can be multiplexed to single or multiple TDM interfaces up to four TDM interfaces per MCC
  - Four serial communications controllers (SCCs) identical to those on the MPC860, supporting the digital portions of the following protocols:
    - Ethernet/IEEE 802.3 CDMA/CS
    - HDLC/SDLC and HDLC bus
    - Universal asynchronous receiver transmitter (UART)
    - Synchronous UART
    - Binary synchronous (BISYNC) communications
    - Transparent
  - Two serial management controllers (SMCs), identical to those of the MPC860
    - Provide management for BRI devices as general circuit interface (GCI) controllers in timedivision-multiplexed (TDM) channels

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



#### **Features**

- Coset removing (programmable by the user)
- Filtering idle/unassigned cells (programmable by the user)
- Performing HEC error detection and single bit error correction (programmable by user)
- Generating loss of cell delineation status/interrupt (LOC/LCD)
- Operates with FCC2 (UTOPIA 8)
- Provides serial loop back mode
- Cell echo mode is provided
- Supports both FCC transmit modes
  - External rate mode—Idle cells are generated by the FCC (microcode) to control data rate.
  - Internal rate mode (sub-rate)—FCC transfers only the data cells using the required data rate.
     The TC layer generates idle/unassigned cells to maintain the line bit rate.
- Supports TC-layer and PMD-WIRE interface (according to the ATM-Forum af-phy-0063.000)
- Cell counters for performance monitoring
  - 16-bit counters count
    - HEC error cells
    - HEC single bit error and corrected cells
    - Idle/unassigned cells filtered
    - Idle/unassigned cells transmitted
    - Transmitted ATM cells
    - Received ATM cells
  - Maskable interrupt is sent to the host when a counter expires
- Overrun (Rx cell FIFO) and underrun (Tx cell FIFO) condition produces maskable interrupt
- May be operated at E1 and DS-1 rates. In addition, xDSL applications at bit rates up to 10 Mbps are supported
- PCI bridge (MPC8265 and MPC8266 only)
  - PCI Specification Revision 2.2 compliant and supports frequencies up to 66 MHz
  - On-chip arbitration
  - Support for PCI to 60x memory and 60x memory to PCI streaming
  - PCI Host Bridge or Peripheral capabilities
  - Includes 4 DMA channels for the following transfers:
    - PCI-to-60x to 60x-to-PCI
    - 60x-to-PCI to PCI-to-60x
    - PCI-to-60x to PCI-to-60x
    - 60x-to-PCI to 60x-to-PCI
  - Includes all of the configuration registers (which are automatically loaded from the EPROM and used to configure the MPC8265) required by the PCI standard as well as message and doorbell registers
  - Supports the I<sub>2</sub>O standard

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



## **Electrical and Thermal Characteristics**

# Table 3. DC Electrical Characteristics<sup>1</sup> (continued)

Characteristic	Symbol	Min	Max	Unit
I <sub>OL</sub> = 7.0 mA	V <sub>OL</sub>	_	0.4	V
BR	OL OL			
BG				
ABB/IRQ2				
TS				
A[0-31]				
TT[0-4]				
TBST				
TSIZE[0-3]				
AACK				
ARTRY				
DBG				
DBB/IRQ3				
D[0-63]				
DP(0)/RSRV/EXT_BR2				
DP(1)/IRQ1/EXT_BG2 DP(2)/TLBISYNC/IRQ2/EXT_DBG2				
DP(3)/IRQ3/EXT_BR3/CKSTP_OUT				
DP(3)/IRQ3/EXT_BR3/CKSTP_001 DP(4)/IRQ4/EXT_BG3/CORE_SREST				
DP(5)/TBEN/IRQ5/EXT_DBG3				
DP(6)/CSE(0)/IRQ6				
DP(7)/CSE(1)/IRQ7				
PSDVAL				
TA				
TEA				
GBL/IRQ1				
CI/BADDR29/IRQ2				
WT/BADDR30/IRQ3				
L2_HIT/IRQ4				
CPU_BG/BADDR31/IRQ5				
CPU_DBG				
CPU_BR				
IRQ0/NMI_OUT				
IRQ7/INT_OUT/APE				
PORESET				
HRESET				
SRESET				
RSTCONF				
QREQ				



Table 8 lists CPM input characteristics.

Table 8. AC Characteristics for CPM Inputs<sup>1</sup>

Spec N	lumber	Characteristic		Setup (ns)		Hold (ns)	
Max	Min	Gilaracteristic	66 MHz	83 MHz	66 MHz	83 MHz	
sp16a	sp17a	FCC inputs—internal clock (NMSI)	10	8	0	0	
sp16b	sp17b	FCC inputs—external clock (NMSI)	3	2.5	3	2	
sp20	sp21	TDM inputs/SI	15	12	12	10	
sp18a	sp19a	SCC/SMC/SPI/I2C inputs—internal clock (NMSI)	20	16	0	0	
sp18b	sp19b	SCC/SMC/SPI/I2C inputs—external clock (NMSI)	5	4	5	4	
sp22	sp23	PIO/TIMER/IDMA inputs	10	8	3	3	

Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

Note that although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.

Figure 3 shows the FCC external clock.





Figure 3. FCC External Clock Diagram



Figure 6 shows the SCC/SMC/SPI/I<sup>2</sup>C internal clock.




Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I<sup>2</sup>C Internal Clock Diagram

Figure 7 shows TDM input and output signals.



Note: There are four possible TDM timing conditions:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 7. TDM Signal Diagram



Table 10 lists SIU output characteristics.

Table 10. AC Characteristics for SIU Outputs<sup>1</sup>

Spec N	lumber	Characteristic	Max De	lay (ns)	Min Delay (ns)	
Max	Min	Characteristic	66 MHz	83 MHz	66 MHz	83 MHz
sp31	sp30	PSDVAL/TEA/TA	7	6	0.5	0.5
sp32	sp30	ADD/ADD_atr./BADDR/CI/GBL/WT	8	6.5	0.5	0.5
sp33a	sp30	Data bus	6.5	6.5	0.5	0.5
sp33b	sp30	DP	8	7	0.5	0.5
sp34	sp30	Memory controller signals/ALE	6	5	0.5	0.5
sp35	sp30	All other signals	6	5.5	0.5	0.5

Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

## **NOTE**

Activating data pipelining (setting BRx[DR] in the memory controller) improves the AC timing. When data pipelining is activated, sp12 can be used for data bus setup even when ECC or PARITY are used. Also, sp33a can be used as the AC specification for DP signals.



# 3 Clock Configuration Modes

To configure the main PLL multiplication factor and the core, CPM, and 60x bus frequencies, the MODCK[1–3] pins are sampled while HRESET is asserted. Table 13 lists the eight basic configuration modes. Table 14 lists the other modes that are available by using the configuration pin (RSTCONF) and driving four bits from hardware configuration word on the data bus.

Note that the MPC8265 and the MPC8266 have two additional clocking modes—PCI agent and PCI host. Refer to Section 3.2, "PCI Mode" on page 26 for information.

#### NOTE

Clock configurations change only after POR is asserted.

## 3.1 Local Bus Mode

Table 13 describes default clock modes for the MPC826xA.

MODCK[1-3]	Input Clock Frequency	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency
000	33 MHz	3	100 MHz	4	133 MHz
001	33 MHz	3	100 MHz	5	166 MHz
010	33 MHz	4	133 MHz	4	133 MHz
011	33 MHz	4	133 MHz	5	166 MHz
100	66 MHz	2	133 MHz	2.5	166 MHz
101	66 MHz	2	133 MHz	3	200 MHz
110	66 MHz	2.5	166 MHz	2.5	166 MHz
111	66 MHz	2.5	166 MHz	3	200 MHz

**Table 13. Clock Default Modes** 

Table 14 describes all possible clock configurations when using the hard reset configuration sequence. Note that basic modes are shown in boldface type. The frequencies listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

MODCK_H-MODCK[1-3]	Input Clock Frequency <sup>2,3</sup>	CPM Multiplication Factor <sup>2</sup>	CPM Frequency <sup>2</sup>	Core Multiplication Factor <sup>2</sup>	Core Frequency <sup>2</sup>
0001_000	33 MHz	2	66 MHz	4	133 MHz
0001_001	33 MHz	2	66 MHz	5	166 MHz
0001_010	33 MHz	2	66 MHz	6	200 MHz
0001_011	33 MHz	2	66 MHz	7	233 MHz
0001_100	33 MHz	2	66 MHz	8	266 MHz

Table 14. Clock Configuration Modes<sup>1</sup>

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



Table 14. Clock Configuration Modes<sup>1</sup> (continued)

MODCK_H-MODCK[1-3]	Input Clock Frequency <sup>2,3</sup>	CPM Multiplication Factor <sup>2</sup>	CPM Frequency <sup>2</sup>	Core Multiplication Factor <sup>2</sup>	Core Frequency <sup>2</sup>
0100_111			Reserved		
0101_000	-				
0101_001	-				
0101_010	-				
0101_011	-				
0101_100					
0101_101	66 MHz	2	133 MHz	2	133 MHz
0101_110	66 MHz	2	133 MHz	2.5	166 MHz
0101_111	66 MHz	2	133 MHz	3	200 MHz
0110_000	66 MHz	2	133 MHz	3.5	233 MHz
0110_001	66 MHz	2	133 MHz	4	266 MHz
0110_010	66 MHz	2	133 MHz	4.5	300 MHz
0110_011	66 MHz	2.5	166 MHz	2	133 MHz
0110_100	66 MHz	2.5	166 MHz	2.5	166 MHz
0110_101	66 MHz	2.5	166 MHz	3	200 MHz
0110_110	66 MHz	2.5	166 MHz	3.5	233 MHz
0110_111	66 MHz	2.5	166 MHz	4	266 MHz
0111_000	66 MHz	2.5	166 MHz	4.5	300 MHz
					<u> </u>
0111_001	66 MHz	3	200 MHz	2	133 MHz
0111_010	66 MHz	3	200 MHz	2.5	166 MHz
0111_011	66 MHz	3	200 MHz	3	200 MHz
0111_100	66 MHz	3	200 MHz	3.5	233 MHz
0111_101	66 MHz	3	200 MHz	4	266 MHz
0111_110	66 MHz	3	200 MHz	4.5	300 MHz
	•		•		
0111_111	66 MHz	3.5	233 MHz	2	133 MHz
1000_000	66 MHz	3.5	233 MHz	2.5	166 MHz



Table 19. Clock Configuration Modes in PCI Agent Mode (continued)

MODCK_H - MODCK[1-3]	Input Clock Frequency (PCI) <sup>1,2</sup>	CPM Multiplication Factor <sup>1</sup>	CPM Frequency	Core Multiplication Factor	Core Frequency <sup>3</sup>	Bus Division Factor	60x Bus Frequency <sup>4</sup>
0100_100	66/33 MHz	3/6	200 MHz	4.5	300 MHz	3	66 MHz
0101_000 <sup>5</sup>	33 MHz	5	166 MHz	2.5	166 MHz	2.5	66 MHz
0101_001 <sup>5</sup>	33 MHz	5	166 MHz	3	200 MHz	2.5	66 MHz
0101_010 <sup>5</sup>	33 MHz	5	166 MHz	3.5	233 MHz	2.5	66 MHz
0101_011 <sup>5</sup>	33 MHz	5	166 MHz	4	266 MHz	2.5	66 MHz
0101_100 <sup>5</sup>	33 MHz	5	166 MHz	4.5	300 MHz	2.5	66 MHz
0110_000	50/25 MHz	4/8	200 MHz	2.5	166 MHz	3	66 MHz
0110_001	50/25 MHz	4/8	200 MHz	3	200 MHz	3	66 MHz
0110_010	50/25 MHz	4/8	200 MHz	3.5	233 MHz	3	66 MHz
0110_011	50/25 MHz	4/8	200 MHz	4	266 MHz	3	66 MHz
0110_100	50/25 MHz	4/8	200 MHz	4.5	300 MHz	3	66 MHz
0111_000	66/33 MHz	3/6	200 MHz	2	200 MHz	2	100 MHz
0111_001	66/33 MHz	3/6	200 MHz	2.5	250 MHz	2	100 MHz
0111_010	66/33 MHz	3/6	200 MHz	3	300 MHz	2	100 MHz
0111_011	66/33 MHz	3/6	200 MHz	3.5	350 MHz	2	100 MHz
1000_000	66/33 MHz	3/6	200 MHz	2	160 MHz	2.5	80 MHz
1000_001	66/33 MHz	3/6	200 MHz	2.5	200 MHz	2.5	80 MHz
1000_010	66/33 MHz	3/6	200 MHz	3	240 MHz	2.5	80 MHz
1000_011	66/33 MHz	3/6	200 MHz	3.5	280 MHz	2.5	80 MHz
1000_100	66/33 MHz	3/6	200 MHz	4	320 MHz	2.5	80 MHz
1000_101	66/33 MHz	3/6	200 MHz	4.5	360 MHz	2.5	80 MHz
1001_000	66/33 MHz	4/8	266 MHz	2.5	166 MHz	4	66 MHz
1001_001	66/33 MHz	4/8	266 MHz	3	200 MHz	4	66 MHz
1001_010	66/33 MHz	4/8	266 MHz	3.5	233 MHz	4	66 MHz
1001_011	66/33 MHz	4/8	266 MHz	4	266 MHz	4	66 MHz
1001_100	66/33 MHz	4/8	266 MHz	4.5	300 MHz	4	66 MHz
		•		•	•		•
1010_000	66/33 MHz	4/8	266 MHz	2.5	222 MHz	3	88 MHz
			_			_	

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



This section provides the pin assignments and pinout list for the MPC826xA.

## 4.1 Pin Assignments

Figure 13 shows the pinout of the MPC826xA's 480 TBGA package as viewed from the top surface.




Figure 13. Pinout of the 480 TBGA Package as Viewed from the Top Surface



Table 21. Pinout List (continued)

Pin Name	Ball
A8	J1
A9	K4
A10	КЗ
A11	K2
A12	K1
A13	L5
A14	L4
A15	L3
A16	L2
A17	L1
A18	M5
A19	N5
A20	N4
A21	N3
A22	N2
A23	N1
A24	P4
A25	P3
A26	P2
A27	P1
A28	R1
A29	R3
A30	R5
A31	R4
ТТО	F1
TT1	G4
TT2	G3
ТТ3	G2
TT4	F2
TBST	D3
TSIZ0	C1
	E4
	D2
	F5
AACK	F3

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



Table 21. Pinout List (continued)

ARTRY DBG DBG V1 DBB/IRO3 V2 D0 D0 B20 D1 A18 D2 A16 D3 A13 D4 E12 D5 D9 D6 A6 D7 B5 B5 D8 A20 D9 D9 D1 D1 D1 B13 D11 D11 B13 D12 A11 D13 D12 A11 D13 D19 D14 B7 D16 D17 D17 D17 D17 D17 D18 D19 D17 D19 D17 D19 D17 D18 D19 D17 D19 D17 D19 D17 D18 D19 D20 B11 D21 A8 D22 A5 D23 D24 C19 D25 D24 C19 D25 D27 D28 C11 D29 D29 D88 C11 D29 D88 C11 D29 D89 D81 D80	Pin Name	Ball
DBB/IRQ3         V2           D0         B20           D1         A18           D2         A16           D3         A13           D4         E12           D5         D9           D6         A6           D7         B5           D8         A20           D9         E17           D10         B15           D11         B13           D12         A11           D13         E9           D14         B7           D15         B4           D16         D19           D17         D17           D18         D15           D19         C13           D20         B11           D21         A8           D22         A5           D23         C5           D24         C19           D25         C17           D26         C15           D27         D13           D29         B8           D30         A4	ARTRY	E1
D0       B20         D1       A18         D2       A16         D3       A13         D4       E12         D5       D9         D6       A6         D7       B5         D8       A20         D9       E17         D10       B15         D11       B13         D12       A11         D13       E9         D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A6         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D29       B8         D30       A4	DBG	V1
D1       A18         D2       A16         D3       A13         D4       E12         D5       D9         D6       A6         D7       B5         D8       A20         D9       E17         D10       B15         D11       B13         D12       A11         D13       E9         D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A6         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D29       B8         D30       A4	DBB/IRQ3	V2
D2       A16         D3       A13         D4       E12         D5       D9         D6       A6         D7       B5         D8       A20         D9       E17         D10       B15         D11       B13         D12       A11         D13       E9         D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D0	B20
D3       A13         D4       E12         D5       D9         D6       A6         D7       B5         D8       A20         D9       E17         D10       B15         D11       B13         D12       A11         D13       E9         D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D1	A18
D4       E12         D5       D9         D6       A6         D7       B5         D8       A20         D9       E17         D10       B15         D11       B13         D12       A11         D13       E9         D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D2	A16
D5       D9         D6       A6         D7       B5         D8       A20         D9       E17         D10       B15         D11       B13         D12       A11         D13       E9         D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D3	A13
D6       A6         D7       B5         D8       A20         D9       E17         D10       B15         D11       B13         D12       A11         D13       E9         D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D4	E12
D7       B5         D8       A20         D9       E17         D10       B15         D11       B13         D12       A11         D13       E9         D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D5	D9
D8       A20         D9       E17         D10       B15         D11       B13         D12       A11         D13       E9         D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D6	A6
D9       E17         D10       B15         D11       B13         D12       A11         D13       E9         D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D7	B5
D10       B15         D11       B13         D12       A11         D13       E9         D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D8	A20
D11       B13         D12       A11         D13       E9         D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D9	E17
D12       A11         D13       E9         D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D10	B15
D13       E9         D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D11	B13
D14       B7         D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D12	A11
D15       B4         D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D13	E9
D16       D19         D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D14	B7
D17       D17         D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D15	B4
D18       D15         D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D16	D19
D19       C13         D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D17	D17
D20       B11         D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D18	D15
D21       A8         D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D19	C13
D22       A5         D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D20	B11
D23       C5         D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D21	A8
D24       C19         D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D22	A5
D25       C17         D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D23	C5
D26       C15         D27       D13         D28       C11         D29       B8         D30       A4	D24	C19
D27       D13         D28       C11         D29       B8         D30       A4	D25	C17
D28 C11 D29 B8 D30 A4	D26	C15
D29 B8 D30 A4	D27	D13
D30 A4	D28	C11
	D29	B8
D31 E6	D30	A4
	D31	E6

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



Table 21. Pinout List (continued)

Pin Name	Ball
IRQ3/DP3/CKSTP_OUT/EXT_BR3	D21
IRQ4/DP4/CORE_SRESET/EXT_BG3	C21
IRQ5/DP5/TBEN/EXT_DBG3	B21
ĪRQ6/DP6/CSE0	A21
IRQ7/DP7/CSE1	E20
PSDVAL	V3
TA	C22
TEA	V5
GBL/IRQ1	W1
CI/BADDR29/IRQ2	U2
WT/BADDR30/IRQ3	U3
L2_HIT/IRQ4	Y4
CPU_BG/BADDR31/IRQ5	U4
CPU_DBG	R2
CPU_BR	Y3
CS0	F25
CS1	C29
CS2	E27
CS3	E28
CS4	F26
CS5	F27
CS6	F28
CS7	G25
CS8	D29
CS9	E29
CS10/BCTL1	F29
CS11/AP0	G28
BADDR27	T5
BADDR28	U1
ALE	T2
BCTL0	A27
PWE0/PSDDQM0/PBS0	C25
PWE1/PSDDQM1/PBS1	E24
PWE2/PSDDQM2/PBS2	D24
PWE3/PSDDQM3/PBS3	C24

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



Table 21. Pinout List (continued)

Pin Name	Ball
PWE4/PSDDQM4/PBS4	B26
PWE5/PSDDQM5/PBS5	A26
PWE6/PSDDQM6/PBS6	B25
PWE7/PSDDQM7/PBS7	A25
PSDA10/PGPL0	E23
PSDWE/PGPL1	B24
POE/PSDRAS/PGPL2	A24
PSDCAS/PGPL3	B23
PGTA/PUPMWAIT/PGPL4/PPBS	A23
PSDAMUX/PGPL5	D22
LWE0/LSDDQM0/LBS0/PCI_CFG0 <sup>1</sup>	H28
LWE1/LSDDQM1/LBS1/PCI_CFG1 <sup>1</sup>	H27
LWE2/LSDDQM2/LBS2/PCI_CFG2 <sup>1</sup>	H26
LWE3/LSDDQM3/LBS3/PCI_CFG3 <sup>1</sup>	G29
LSDA10/LGPL0/PCI_MODCKH0 <sup>1</sup>	D27
LSDWE/LGPL1/PCI_MODCKH1 <sup>1</sup>	C28
LOE/LSDRAS/LGPL2/PCI_MODCKH2 <sup>1</sup>	E26
LSDCAS/LGPL3/PCI_MODCKH3 <sup>1</sup>	D25
LGTA/LUPMWAIT/LGPL4/LPBS	C26
LGPL5/LSDAMUX/PCI_MODCK <sup>1</sup>	B27
LWR	D28
L_A14/PAR <sup>1</sup>	N27
L_A15/FRAME <sup>1</sup> /SMI	T29
L_A16/TRDY <sup>1</sup>	R27
L_A17/IRDY <sup>1</sup> /CKSTP_OUT	R26
L_A18/STOP1	R29
L_A19/DEVSEL <sup>1</sup>	R28
L_A20/IDSEL <sup>1</sup>	W29
L_A21/PERR <sup>1</sup>	P28
L_A22/SERR <sup>1</sup>	N26
L_A23/REQ0 <sup>1</sup>	AA27
L_A24/REQ1 <sup>1</sup> /HSEJSW <sup>1</sup>	P29
L_A25/GNT0 <sup>1</sup>	AA26
L_A26/GNT1 <sup>1</sup> /HSLED <sup>1</sup>	N25
L_A27/GNT2 <sup>1</sup> /HSENUM <sup>1</sup>	AA25

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



Table 21. Pinout List (continued)

Pin Name	Ball
L_A28/RST <sup>1</sup> /CORE_SRESET	AB29
L_A29/INTA <sup>1</sup>	AB28
L_A30/REQ2 <sup>1</sup>	P25
L_A31/DLLOUT <sup>1</sup>	AB27
LCL_D0/AD0 <sup>1</sup>	H29
LCL_D1/AD1 <sup>1</sup>	J29
LCL_D2/AD2 <sup>1</sup>	J28
LCL_D3/AD3 <sup>1</sup>	J27
LCL_D4/AD4 <sup>1</sup>	J26
LCL_D5/AD5 <sup>1</sup>	J25
LCL_D6/AD6 <sup>1</sup>	K25
LCL_D7/AD7 <sup>1</sup>	L29
LCL_D8/AD8 <sup>1</sup>	L27
LCL_D9/AD9 <sup>1</sup>	L26
LCL_D10/AD10 <sup>1</sup>	L25
LCL_D11/AD11 <sup>1</sup>	M29
LCL_D12/AD12 <sup>1</sup>	M28
LCL_D13/AD13 <sup>1</sup>	M27
LCL_D14/AD14 <sup>1</sup>	M26
LCL_D15/AD15 <sup>1</sup>	N29
LCL_D16/AD16 <sup>1</sup>	T25
LCL_D17/AD17 <sup>1</sup>	U27
LCL_D18/AD18 <sup>1</sup>	U26
LCL_D19/AD19 <sup>1</sup>	U25
LCL_D20/AD20 <sup>1</sup>	V29
LCL_D21/AD21 <sup>1</sup>	V28
LCL_D22/AD22 <sup>1</sup>	V27
LCL_D23/AD23 <sup>1</sup>	V26
LCL_D24/AD24 <sup>1</sup>	W27
LCL_D25/AD25 <sup>1</sup>	W26
LCL_D26/AD26 <sup>1</sup>	W25
LCL_D27/AD27 <sup>1</sup>	Y29
LCL_D28/AD28 <sup>1</sup>	Y28
LCL_D29/AD29 <sup>1</sup>	Y25
LCL_D30/AD30 <sup>1</sup>	AA29

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



Table 21. Pinout List (continued)

Pin Name	Ball		
LCL_D31/AD31 <sup>1</sup>	AA28		
LCL_DP0/C0 <sup>1</sup> /BE0 <sup>1</sup>	L28		
LCL_DP1/C1 <sup>1</sup> /BE1 <sup>1</sup>	N28		
LCL_DP2/C2 <sup>1</sup> /BE2 <sup>1</sup>	T28		
LCL_DP3/C3 <sup>1</sup> /BE3 <sup>1</sup>	W28		
IRQ0/NMI_OUT	T1		
IRQ7/INT_OUT/APE	D1		
TRST	AH3		
TCK AG5			
TMS AJ3			
TDI	AE6		
TDO	AF5		
TRIS	AB4		
PORESET	AG6		
HRESET	AH5		
SRESET	AF6		
QREQ	AA3		
RSTCONF	AJ4		
MODCK1/AP1/TC0/BNKSEL0	W2		
MODCK2/AP2/TC1/BNKSEL1 W3			
ODCK3/AP3/TC2/BNKSEL2 W4			
XFC	AB2		
CLKIN1	AH4		
PA0/RESTART1/DREQ3/FCC2_UTM_TXADDR2	AC29 <sup>2</sup>		
PA1/REJECT1/FCC2_UTM_TXADDR1/DONE3	AC25 <sup>2</sup>		
PA2/CLK20/FCC2_UTM_TXADDR0/DACK3	AE28 <sup>2</sup>		
PA3/CLK19/FCC2_UTM_RXADDR0/DACK4/L1RXD1A2	AG29 <sup>2</sup>		
PA4/REJECT2/FCC2_UTM_RXADDR1/DONE4	AG28 <sup>2</sup>		
PA5/RESTART2/DREQ4/FCC2_UTM_RXADDR2	AG26 <sup>2</sup>		
PA6/L1RSYNCA1	AE24 <sup>2</sup>		
PA7/SMSYN2/L1TSYNCA1/L1GNTA1	AH25 <sup>2</sup>		
PA8/SMRXD2/L1RXD0A1/L1RXDA1	AF23 <sup>2</sup>		
PA9/SMTXD2/L1TXD0A1	AH23 <sup>2</sup>		
PA10/FCC1_UT8_RXD0/FCC1_UT16_RXD8/MSNUM5	AE22 <sup>2</sup>		
PA11/FCC1_UT8_RXD1/FCC1_UT16_RXD9/MSNUM4	AH22 <sup>2</sup>		

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0

Table 21. Pinout List (continued)

Pin Name	Ball		
PC16/CLK16/TIN4	AF15 <sup>2</sup>		
PC17/CLK15/TIN3/BRGO8	AJ15 <sup>2</sup>		
PC18/CLK14/TGATE2	AH14 <sup>2</sup>		
PC19/CLK13/BRGO7/SPICLK	AG13 <sup>2</sup>		
PC20/CLK12/TGATE1	AH12 <sup>2</sup>		
PC21/CLK11/BRGO6	AJ11 <sup>2</sup>		
PC22/CLK10/DONE1	AG10 <sup>2</sup>		
PC23/CLK9/BRGO5/DACK1	AE10 <sup>2</sup>		
PC24/FCC2_UT8_TXD3/CLK8/TOUT4	AF9 <sup>2</sup>		
PC25/FCC2_UT8_TXD2/CLK7/BRGO4	AE8 <sup>2</sup>		
PC26/CLK6/TOUT3/TMCLK	AJ6 <sup>2</sup>		
PC27/FCC3_TXD/FCC3_TXD0/CLK5/BRGO3	AG2 <sup>2</sup>		
PC28/CLK4/TIN1/TOUT2/CTS2/CLSN2	AF3 <sup>2</sup>		
PC29/CLK3/TIN2/BRGO2/CTS1/CLSN1	AF2 <sup>2</sup>		
PC30/FCC2_UT8_TXD3/CLK2/TOUT1	AE1 <sup>2</sup>		
PC31/CLK1/BRGO1	AD1 <sup>2</sup>		
PD4/BRGO8/L1TSYNCD1/L1GNTD1/FCC3_RTS/SMRXD2	AC28 <sup>2</sup>		
PD5/FCC1_UT16_TXD3/DONE1	AD27 <sup>2</sup>		
PD6/FCC1_UT16_TXD4/DACK1	AF29 <sup>2</sup>		
PD7/SMSYN1/FCC1_UTM_TXADDR3/FCC1_UTS_TXADDR3/ FCC2_UTM_TXADDR4/FCC1_TXCLAV2	AF28 <sup>2</sup>		
PD8/SMRXD1/FCC2_UT_TXPRTY/BRGO5	AG25 <sup>2</sup>		
9/SMTXD1/FCC2_UT_RXPRTY/BRGO3 AH26 <sup>2</sup>			
PD10/L1CLKOB2/FCC2_UT8_RXD1/L1RSYNCB1/BRGO4	AJ27 <sup>2</sup>		
PD11/L1RQB2/FCC2_UT8_RXD0/L1TSYNCB1/L1GNTB1	AJ23 <sup>2</sup>		
PD12/SI1_L1ST2/L1RXDB1	AG23 <sup>2</sup>		
PD13/SI1_L1ST1/L1TXDB1 AJ22 <sup>2</sup>			
PD14/FCC1_UT16_RXD0/L1CLKOC2/I2CSCL	AE20 <sup>2</sup>		
PD15/FCC1_UT16_RXD1/L1RQC2/I2CSDA	AJ20 <sup>2</sup>		
PD16/FCC1_UT_TXPRTY/L1TSYNCC1/L1GNTC1/SPIMISO	AG18 <sup>2</sup>		
PD17/FCC1_UT_RXPRTY/BRGO2/SPIMOSI	AG17 <sup>2</sup>		
PD18/FCC1_UTM_RXADDR4/FCC1_UTS_RXADDR4/ FCC1_UTM_RXCLAV3/FCC2_UTM_RXADDR3/SPICLK	AF16 <sup>2</sup>		
PD19/FCC1_UTM_TXADDR4/FCC1_UTS_TXADDR4/ FCC1_UTM_TXCLAV3/FCC2_UTM_TXADDR3/SPISEL/BRGO1			
PD20/RTS4/TENA4/FCC1_UT16_RXD2/L1RSYNCA2	AJ14 <sup>2</sup>		

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



#### **Package Description**

- On PCI devices (MPC8265 and MPC8266) this pin should be used as CLKIN2. On non-PCI devices (MPC8260A and MPC8264) this is a spare pin that must be pulled down or left floating.
- <sup>4</sup> Must be pulled down or left floating.
- <sup>5</sup> On PCI devices (MPC8265 and MPC8266) this pin should be asserted if the PCI function is desired or pulled up or left floating if PCI is not desired. On non-PCI devices (MPC8260A and MPC8264) this is a spare pin that must be pulled up or left floating.
- <sup>6</sup> For information on how to use this pin, refer to *MPC8260 PowerQUICC II Thermal Resistor Guide* available at www.freescale.com.

# 5 Package Description

The following sections provide the package parameters and mechanical dimensions for the MPC826xA.

## 5.1 Package Parameters

Package parameters are provided in Table 22. The package type is a  $37.5 \times 37.5$  mm, 480-lead TBGA.

**Table 22. Package Parameters** 

Parameter	Value
Package Outline	37.5 × 37.5 mm
Interconnects	480 (29 × 29 ball array)
Pitch	1.27 mm
Nominal unmounted package height	1.55 mm



## **Table 23. Document Revision History (continued)**

Revision	Date	Substantive Changes
0.9	8/2003	<ul> <li>Note: In revision 0.3, sp30 (Table 10) was changed. This change was not previously recorded in this "Document Revision History" Table.</li> <li>Removal of "HiP4 PowerQUICC II Documentation" table. These supplemental specifications have been replaced by revision 1 of the MPC8260 PowerQUICC II™ Family Reference Manual.</li> <li>Figure 1 and Section 1, "Features": Addition of MPC8255 notes</li> <li>Addition of Figure 2</li> <li>Addition of VCCSYN to "Note: Core, PLL, and I/O Supply Voltages" following Table 2</li> <li>Addition of note 1 to Table 3</li> <li>Table 4: Changes to θ<sub>JA</sub> and θ<sub>JB</sub> and θ<sub>JC</sub>.</li> <li>Addition of notes or modifications to Figure 6, Figure 7, and Figure 8</li> <li>Table 9: Change of sp10.</li> <li>Addition of Table 15.</li> <li>Addition of note 2 to Table 21</li> <li>Table 21: Addition of FCC2 Rx and Tx [3,4] to CPM pins PD7, PD18, PD19, and PD29. Also, the addition of SPICLK to PC19. They are documented correctly in the parallel I/O ports chapter in the MPC8260 PowerQUICC II™ Family Reference Manual but had previously been omitted from Table 21.</li> </ul>
0.8	1/2003	<ul> <li>Table 2: Modification to supply voltage ranges reflected in notes 2, 3, and 4.</li> <li>Table 4: Addition of θ<sub>JB</sub> and θ<sub>JC</sub>.</li> <li>Table 7, Figure 8: Addition of sp42a/sp43a.</li> <li>Figure 3, Figure 4: Addition of note for FCC output.</li> <li>Figure 5, Figure 6, Figure 7: Addition of notes.</li> <li>Table 14, Table 17, and Table 19: Removal of PLL bypass mode from clock tables.</li> </ul>
0.7	5/2002	<ul> <li>Section 1, "Features": minimum supported core frequency of 150 MHz</li> <li>Section 1, "Features": updated performance values (under "Dual-issue integer core")</li> <li>Table 2: Note 2 (changes in italics): "less than or equal to 233 MHz, 166 MHz CPM"</li> <li>Table 2: Addition of note 3.</li> </ul>
0.6	3/2002	Table 21: Modified notes to pins AE11 and AF25.
0.5	3/2002	<ul> <li>Table 21: Modified notes to pins AE11 and AF25.</li> <li>Table 21: Addition of note to pins AA1 and AG4 (Therm0 and Therm1).</li> </ul>
0.4	2/2002	<ul> <li>Note 2 for Table 2 (changes in italics): "greater than or equal to 266 MHz, 200 MHz CPM"</li> <li>Table 19: Core and bus frequency values for the following ranges of MODCK_HMODCK: 0011_000 to 0011_100 and 1011_000 to 1011_1000</li> <li>Table 21: Notes added to pins at AE11, AF25, U5, and V4.</li> </ul>
0.3	11/2001	<ul> <li>Table 1: note 3</li> <li>Section 2.1: Removal of "Warning" recommending use of bootstrap diodes. They are not needed.</li> <li>Table 9: Change to sp12.</li> <li>Table 10: Change to sp32.</li> <li>Note 2 for Table 16 and Table 17</li> <li>Addition of note at beginning of Section 3.2</li> <li>Note 1 for Table 18 and Table 19</li> <li>Table 21: Additions to B27, C28, D25, D27, E26, G29, H26–28, N25, P29, AF25, AA25, AB27</li> </ul>
0.2	11/2001	<ul> <li>Revision of Table 5, "Power Dissipation"</li> <li>Modifications to Figure 9, Table 2, Table 10, Table 11, and Table 18</li> <li>Modification to pinout diagram, Figure 13</li> <li>Additional revisions to text and figures throughout</li> </ul>
0.1	8/2001	Table 8: Change to sp20/sp21.
0	_	Initial version

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0



#### How to Reach Us:

#### Home Page:

www.freescale.com

### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

### For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor
@ hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, and StarCore are trademarks or registered trademarks of Freescale Semiconductor, Inc. in the U.S. and other countries. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. IEEE 802.3 and 1149.1 are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE.

© Freescale Semiconductor, Inc., 2005–2009. All rights reserved.

Document Number: MPC8260AEC

Rev. 2.0 06/2009



