



Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | PowerPC G2 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 266MHz |
| Co-Processors/DSP | Communications; RISC CPM |
| RAM Controllers | DRAM, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100Mbps (3) |
| SATA | - |
| USB | - |
| Voltage - I/O | 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 480-LBGA Exposed Pad |
| Supplier Device Package | 480-TBGA (37.5x37.5) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8264avvmhbb |

- Transparent
- UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One inter-integrated circuit (I²C) controller (identical to the MPC860 I²C controller)
 - Microwire compatible
 - Multiple-master, single-master, and slave modes
- Up to eight TDM interfaces (four on the MPC8255)
 - Supports two groups of four TDM channels for a total of eight TDMs
 - 2,048 bytes of SI RAM
 - Bit or byte resolution
 - Independent transmit and receive routing, frame synchronization
 - Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
- Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs, SCCs, SMCs, and serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers

Additional features of the MPC826xA family are as follows:

- CPM
 - 32-Kbyte dual-port RAM
 - Additional MCC host commands
 - Eight transfer transmission convergence (TC) layers between the TDMs and FCC2 to support inverse multiplexing for ATM capabilities (IMA) (MPC8264 and MPC8266 only)
- CPM multiplexing
 - FCC2 can also be connected to the TC layer.
- TC layer (MPC8264 and MPC8266 only)
 - Each of the 8 TDM channels is routed in hardware to a TC layer block
 - Protocol-specific overhead bits may be discarded or routed to other controllers by the SI
 - Performing ATM TC layer functions (according to ITU-T I.432)
 - Transmit (Tx) updates
 - Cell HEC generation
 - Payload scrambling using self synchronizing scrambler (programmable by the user)
 - Coset generation (programmable by the user)
 - Cell rate by inserting idle/unassigned cells
 - Receive (Rx) updates
 - Cell delineation using bit by bit HEC checking and programmable ALPHA and DELTA parameters for the delineation state machine
 - Payload descrambling using self synchronizing scrambler (programmable by the user)

- Coset removing (programmable by the user)
- Filtering idle/unassigned cells (programmable by the user)
- Performing HEC error detection and single bit error correction (programmable by user)
- Generating loss of cell delineation status/interrupt (LOC/LCD)
- Operates with FCC2 (UTOPIA 8)
- Provides serial loop back mode
- Cell echo mode is provided
- Supports both FCC transmit modes
 - External rate mode—Idle cells are generated by the FCC (microcode) to control data rate.
 - Internal rate mode (sub-rate)—FCC transfers only the data cells using the required data rate. The TC layer generates idle/unassigned cells to maintain the line bit rate.
- Supports TC-layer and PMD-WIRE interface (according to the ATM-Forum af-phy-0063.000)
- Cell counters for performance monitoring
 - 16-bit counters count
 - HEC error cells
 - HEC single bit error and corrected cells
 - Idle/unassigned cells filtered
 - Idle/unassigned cells transmitted
 - Transmitted ATM cells
 - Received ATM cells
 - Maskable interrupt is sent to the host when a counter expires
- Overrun (Rx cell FIFO) and underrun (Tx cell FIFO) condition produces maskable interrupt
- May be operated at E1 and DS-1 rates. In addition, xDSL applications at bit rates up to 10 Mbps are supported
- PCI bridge (MPC8265 and MPC8266 only)
 - PCI Specification Revision 2.2 compliant and supports frequencies up to 66 MHz
 - On-chip arbitration
 - Support for PCI to 60x memory and 60x memory to PCI streaming
 - PCI Host Bridge or Peripheral capabilities
 - Includes 4 DMA channels for the following transfers:
 - PCI-to-60x to 60x-to-PCI
 - 60x-to-PCI to PCI-to-60x
 - PCI-to-60x to PCI-to-60x
 - 60x-to-PCI to 60x-to-PCI
 - Includes all of the configuration registers (which are automatically loaded from the EPROM and used to configure the MPC8265) required by the PCI standard as well as message and doorbell registers
 - Supports the I₂O standard

- Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0 August 3, 1998)
- Support for 66 MHz, 3.3 V specification
- 60x-PCI bus core logic which uses a buffer pool to allocate buffers for each port
- Makes use of the local bus signals, so there is no need for additional pins

2 Electrical and Thermal Characteristics

This section provides AC and DC electrical specifications and thermal characteristics for the MPC826xA.

2.1 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MPC826xA. [Table 1](#) shows the maximum electrical ratings.

Table 1. Absolute Maximum Ratings¹

| Rating | Symbol | Value | Unit |
|----------------------------------|------------------|-----------------|------|
| Core supply voltage ² | VDD | −0.3 – 2.5 | V |
| PLL supply voltage ² | VCCSYN | −0.3 – 2.5 | V |
| I/O supply voltage ³ | VDDH | −0.3 – 4.0 | V |
| Input voltage ⁴ | VIN | GND(−0.3) – 3.6 | V |
| Junction temperature | T _j | 120 | °C |
| Storage temperature range | T _{STG} | (−55) – (+150) | °C |

¹ Absolute maximum ratings are stress ratings only; functional operation (see [Table 2](#)) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

² **Caution:** VDD/VCCSYN must not exceed VDDH by more than 0.4 V at any time, including during power-on reset.

³ **Caution:** VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.5 V during normal operation.

⁴ **Caution:** VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.

Table 3 shows DC electrical characteristics.

Table 3. DC Electrical Characteristics¹

| Characteristic | Symbol | Min | Max | Unit |
|---|-----------|-----|-------|---------|
| Input high voltage, all inputs except CLKIN | V_{IH} | 2.0 | 3.465 | V |
| Input low voltage | V_{IL} | GND | 0.8 | V |
| CLKIN input high voltage | V_{IHC} | 2.4 | 3.465 | V |
| CLKIN input low voltage | V_{ILC} | GND | 0.4 | V |
| Input leakage current, $V_{IN} = V_{DDH}^2$ | I_{IN} | — | 10 | μA |
| Hi-Z (off state) leakage current, $V_{IN} = V_{DDH}^2$ | I_{OZ} | — | 10 | μA |
| Signal low input current, $V_{IL} = 0.8$ V | I_L | — | 1 | μA |
| Signal high input current, $V_{IH} = 2.0$ V | I_H | — | 1 | μA |
| Output high voltage, $I_{OH} = -2$ mA except XFC, UTOPIA mode, and open drain pins In UTOPIA mode: $I_{OH} = -8.0$ mA PA[0-31] PB[4-31] PC[0-31] PD[4-31] | V_{OH} | 2.4 | — | V |
| In UTOPIA mode: $I_{OL} = 8.0$ mA PA[0-31] PB[4-31] PC[0-31] PD[4-31] | V_{OL} | — | 0.5 | V |

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K , the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

2.3.1 Layout Practices

Each V_{CC} pin should be provided with a low-impedance path to the board's power supply. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The V_{CC} power supply should be bypassed to ground using at least four 0.1 μ F by-pass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip V_{CC} and ground should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as V_{CC} and GND planes.

All output pins on the MPC826xA have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the V_{CC} and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

Table 5 provides preliminary, estimated power dissipation for various configurations. Note that suitable thermal management is required for conditions above $P_D = 3$ W (when the ambient temperature is 70 °C or greater) to ensure the junction temperature does not exceed the maximum specified value. Also note that the I/O power should be included when determining whether to use a heat sink.


Table 5. Estimated Power Dissipation for Various Configurations¹

| Bus (MHz) | CPM Multiplier | Core CPU Multiplier | CPM (MHz) | CPU (MHz) | $P_{INT}(W)^2$ | | | |
|--------------|-------------------|------------------------|--------------|--------------|----------------|---------|----------------|---------|
| | | | | | Vddl 1.8 Volts | | Vddl 2.0 Volts | |
| | | | | | Nominal | Maximum | Nominal | Maximum |
| 66.66 | 2 | 3 | 133 | 200 | 1.2 | 2 | 1.8 | 2.3 |
| 66.66 | 2.5 | 3 | 166 | 200 | 1.3 | 2.1 | 1.9 | 2.3 |
| 66.66 | 3 | 4 | 200 | 266 | — | — | 2.3 | 2.9 |
| 66.66 | 3 | 4.5 | 200 | 300 | — | — | 2.4 | 3.1 |
| 83.33 | 2 | 3 | 166 | 250 | — | — | 2.2 | 2.8 |
| 83.33 | 2 | 3 | 166 | 250 | — | — | 2.2 | 2.8 |
| 83.33 | 2.5 | 3.5 | 208 | 291 | — | — | 2.4 | 3.1 |

¹ Test temperature = room temperature (25° C)

² $P_{INT} = I_{DD} \times V_{DD}$ Watts

Figure 6 shows the SCC/SMC/SPI/I²C internal clock.




Note: There are four possible timing conditions for SCC and SPI:

1. Input sampled on the rising edge and output driven on the rising edge (shown).
2. Input sampled on the rising edge and output driven on the falling edge.
3. Input sampled on the falling edge and output driven on the falling edge.
4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I²C Internal Clock Diagram

Figure 7 shows TDM input and output signals.



Note: There are four possible TDM timing conditions:

1. Input sampled on the rising edge and output driven on the rising edge (shown).
2. Input sampled on the rising edge and output driven on the falling edge.
3. Input sampled on the falling edge and output driven on the falling edge.
4. Input sampled on the falling edge and output driven on the rising edge.

Figure 7. TDM Signal Diagram

Figure 9 shows the interaction of several bus signals.




Figure 9. Bus Signals

Figure 10 shows signal behavior for all parity modes (including ECC, RMW parity, and standard parity).




Figure 10. Parity Mode Diagram

3 Clock Configuration Modes

To configure the main PLL multiplication factor and the core, CPM, and 60x bus frequencies, the MODCK[1–3] pins are sampled while $\overline{\text{HRESET}}$ is asserted. Table 13 lists the eight basic configuration modes. Table 14 lists the other modes that are available by using the configuration pin ($\overline{\text{RSTCONF}}$) and driving four bits from hardware configuration word on the data bus.

Note that the MPC8265 and the MPC8266 have two additional clocking modes—PCI agent and PCI host. Refer to Section 3.2, “PCI Mode” on page 26 for information.

NOTE

Clock configurations change only after $\overline{\text{POR}}$ is asserted.

3.1 Local Bus Mode

Table 13 describes default clock modes for the MPC826xA.

Table 13. Clock Default Modes

| MODCK[1–3] | Input Clock Frequency | CPM Multiplication Factor | CPM Frequency | Core Multiplication Factor | Core Frequency |
|------------|-----------------------|---------------------------|---------------|----------------------------|----------------|
| 000 | 33 MHz | 3 | 100 MHz | 4 | 133 MHz |
| 001 | 33 MHz | 3 | 100 MHz | 5 | 166 MHz |
| 010 | 33 MHz | 4 | 133 MHz | 4 | 133 MHz |
| 011 | 33 MHz | 4 | 133 MHz | 5 | 166 MHz |
| 100 | 66 MHz | 2 | 133 MHz | 2.5 | 166 MHz |
| 101 | 66 MHz | 2 | 133 MHz | 3 | 200 MHz |
| 110 | 66 MHz | 2.5 | 166 MHz | 2.5 | 166 MHz |
| 111 | 66 MHz | 2.5 | 166 MHz | 3 | 200 MHz |

Table 14 describes all possible clock configurations when using the hard reset configuration sequence. Note that basic modes are shown in boldface type. The frequencies listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user’s device.

Table 14. Clock Configuration Modes¹

| MODCK_H–MODCK[1–3] | Input Clock Frequency ^{2,3} | CPM Multiplication Factor ² | CPM Frequency ² | Core Multiplication Factor ² | Core Frequency ² |
|--------------------|--------------------------------------|--|----------------------------|---|-----------------------------|
| 0001_000 | 33 MHz | 2 | 66 MHz | 4 | 133 MHz |
| 0001_001 | 33 MHz | 2 | 66 MHz | 5 | 166 MHz |
| 0001_010 | 33 MHz | 2 | 66 MHz | 6 | 200 MHz |
| 0001_011 | 33 MHz | 2 | 66 MHz | 7 | 233 MHz |
| 0001_100 | 33 MHz | 2 | 66 MHz | 8 | 266 MHz |

Table 14. Clock Configuration Modes¹ (continued)

| MODCK_H–MODCK[1–3] | Input Clock Frequency ^{2,3} | CPM Multiplication Factor ² | CPM Frequency ² | Core Multiplication Factor ² | Core Frequency ² |
|--------------------|--------------------------------------|--|----------------------------|---|-----------------------------|
| 0001_101 | 33 MHz | 3 | 100 MHz | 4 | 133 MHz |
| 0001_110 | 33 MHz | 3 | 100 MHz | 5 | 166 MHz |
| 0001_111 | 33 MHz | 3 | 100 MHz | 6 | 200 MHz |
| 0010_000 | 33 MHz | 3 | 100 MHz | 7 | 233 MHz |
| 0010_001 | 33 MHz | 3 | 100 MHz | 8 | 266 MHz |
| 0010_010 | 33 MHz | 4 | 133 MHz | 4 | 133 MHz |
| 0010_011 | 33 MHz | 4 | 133 MHz | 5 | 166 MHz |
| 0010_100 | 33 MHz | 4 | 133 MHz | 6 | 200 MHz |
| 0010_101 | 33 MHz | 4 | 133 MHz | 7 | 233 MHz |
| 0010_110 | 33 MHz | 4 | 133 MHz | 8 | 266 MHz |
| 0010_111 | 33 MHz | 5 | 166 MHz | 4 | 133 MHz |
| 0011_000 | 33 MHz | 5 | 166 MHz | 5 | 166 MHz |
| 0011_001 | 33 MHz | 5 | 166 MHz | 6 | 200 MHz |
| 0011_010 | 33 MHz | 5 | 166 MHz | 7 | 233 MHz |
| 0011_011 | 33 MHz | 5 | 166 MHz | 8 | 266 MHz |
| 0011_100 | 33 MHz | 6 | 200 MHz | 4 | 133 MHz |
| 0011_101 | 33 MHz | 6 | 200 MHz | 5 | 166 MHz |
| 0011_110 | 33 MHz | 6 | 200 MHz | 6 | 200 MHz |
| 0011_111 | 33 MHz | 6 | 200 MHz | 7 | 233 MHz |
| 0100_000 | 33 MHz | 6 | 200 MHz | 8 | 266 MHz |
| 0100_001 | Reserved | | | | |
| 0100_010 | | | | | |
| 0100_011 | | | | | |
| 0100_100 | | | | | |
| 0100_101 | | | | | |
| 0100_110 | | | | | |

Table 14. Clock Configuration Modes¹ (continued)

| MODCK_H–MODCK[1–3] | Input Clock Frequency ^{2,3} | CPM Multiplication Factor ² | CPM Frequency ² | Core Multiplication Factor ² | Core Frequency ² |
|--------------------|--------------------------------------|--|----------------------------|---|-----------------------------|
| 1000_001 | 66 MHz | 3.5 | 233 MHz | 3 | 200 MHz |
| 1000_010 | 66 MHz | 3.5 | 233 MHz | 3.5 | 233 MHz |
| 1000_011 | 66 MHz | 3.5 | 233 MHz | 4 | 266 MHz |
| 1000_100 | 66 MHz | 3.5 | 233 MHz | 4.5 | 300 MHz |

¹ Because of speed dependencies, not all of the possible configurations in Table 14 are applicable.

² The user should choose the input clock frequency and the multiplication factors such that the frequency of the CPU is equal to or greater than 150 MHz and the CPM ranges between 66–233 MHz.

³ Input clock frequency is given only for the purpose of reference. The user should set MODCK_H–MODCK_L so that the resulting configuration does not exceed the frequency rating of the user's part.

3.2 PCI Mode

The MPC8265 and the MPC8266 have three clocking modes: local, PCI host, and PCI agent. The clocking mode is set according to three input pins—PCI_MODE, PCI_CFG[0], PCI_MODCK—as shown in Table 15.

Table 15. MPC8265 and MPC8266 Clocking Modes

| Pins | | | Clocking Mode | PCI Clock Frequency Range (MHZ) |
|----------|------------|-----------|---------------|---------------------------------|
| PCI_MODE | PCI_CFG[0] | PCI_MODCK | | |
| 1 | — | — | Local bus | — |
| 0 | 0 | 0 | PCI host | 50–66 |
| 0 | 0 | 1 | | 25–50 |
| 0 | 1 | 0 | PCI agent | 50–66 |
| 0 | 1 | 1 | | 25–50 |

In addition, note the following:

NOTE: PCI_MODCK

In PCI mode only, PCI_MODCK comes from the LGPL5 pin and MODCK_H[0–3] comes from {LGPL0, LGPL1, LGPL2, LGPL3}.

NOTE: Tval (Output Hold)

The minimum Tval = 2 when PCI_MODCK = 1, and the minimum Tval = 1 when PCI_MODCK = 0. Therefore, designers should use clock configurations that fit this condition to achieve PCI-compliant AC timing.

NOTE

Clock configurations change only after $\overline{\text{POR}}$ is asserted.

Table 17. Clock Configuration Modes in PCI Host Mode (continued)

| MODCK_H – MODCK[1–3] | Input Clock Frequency ¹ (Bus) | CPM Multiplication Factor | CPM Frequency | Core Multiplication Factor | Core Frequency | PCI Division Factor ² | PCI Frequency ² |
|----------------------|--|---------------------------|---------------|----------------------------|----------------|----------------------------------|----------------------------|
| 1001_010 | 66 MHz | 3.5 | 233 MHz | 3.5 | 233 MHz | 4/8 | 58/29 MHz |
| 1001_011 | 66 MHz | 3.5 | 233 MHz | 4 | 266 MHz | 4/8 | 58/29 MHz |
| 1001_100 | 66 MHz | 3.5 | 233 MHz | 4.5 | 300 MHz | 4/8 | 58/29 MHz |
| | | | | | | | |
| 1010_000 | 100 MHz | 2 | 200 MHz | 2 | 200 MHz | 3/6 | 66/33 MHz |
| 1010_001 | 100 MHz | 2 | 200 MHz | 2.5 | 250 MHz | 3/6 | 66/33 MHz |
| 1010_010 | 100 MHz | 2 | 200 MHz | 3 | 300 MHz | 3/6 | 66/33 MHz |
| 1010_011 | 100 MHz | 2 | 200 MHz | 3.5 | 350 MHz | 3/6 | 66/33 MHz |
| 1010_100 | 100 MHz | 2 | 200 MHz | 4 | 400 MHz | 3/6 | 66/33 MHz |
| | | | | | | | |
| 1011_000 | 100 MHz | 2.5 | 250 MHz | 2 | 200 MHz | 4/8 | 62/31 MHz |
| 1011_001 | 100 MHz | 2.5 | 250 MHz | 2.5 | 250 MHz | 4/8 | 62/31MHz |
| 1011_010 | 100 MHz | 2.5 | 250 MHz | 3 | 300 MHz | 4/8 | 62/31 MHz |
| 1011_011 | 100 MHz | 2.5 | 250 MHz | 3.5 | 350 MHz | 4/8 | 62/31 MHz |
| 1011_100 | 100 MHz | 2.5 | 250 MHz | 4 | 400 MHz | 4/8 | 62/31 MHz |

¹ Input clock frequency is given only for the purpose of reference. User should set MODCK_H–MODCK_L so that the resulting configuration does not exceed the frequency rating of the user's part.

² The frequency depends on the value of PCI_MODCK. If PCI_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.). Refer to [Table 15](#).

³ In this mode, PCI_MODCK must be "0".

3.2.2 PCI Agent Mode

The frequencies listed in [Table 18](#) and [Table 19](#) are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user's device.

Table 18. Clock Default Configurations in PCI Agent Mode (MODCK_HI = 0000)

| MODCK[1–3] ¹ | Input Clock Frequency (PCI) ² | CPM Multiplication Factor ² | CPM Frequency | Core Multiplication Factor | Core Frequency ³ | Bus Division Factor | 60x Bus Frequency ⁴ |
|-------------------------|--|--|---------------|----------------------------|-----------------------------|---------------------|--------------------------------|
| 000 | 66/33 MHz | 2/4 | 133 MHz | 2.5 | 166 MHz | 2 | 66 MHz |
| 001 | 66/33 MHz | 2/4 | 133 MHz | 3 | 200 MHz | 2 | 66 MHz |
| 010 | 66/33 MHz | 3/6 | 200 MHz | 3 | 200 MHz | 3 | 66 MHz |
| 011 | 66/33 MHz | 3/6 | 200 MHz | 4 | 266 MHz | 3 | 66 MHz |

4 Pinout

This section provides the pin assignments and pinout list for the MPC826xA.

4.1 Pin Assignments

Figure 13 shows the pinout of the MPC826xA's 480 TBGA package as viewed from the top surface.




Figure 13. Pinout of the 480 TBGA Package as Viewed from the Top Surface

Figure 14 shows the side profile of the TBGA package to indicate the direction of the top surface view.




Figure 14. Side View of the TBGA Package

Table 21 shows the pinout list of the MPC826xA. Table 20 defines conventions and acronyms used in Table 21.

Symbols used in Table 21 are described in Table 20.

Table 20. Symbol Legend

| Symbol | Meaning |
|---------|---|
| OVERBAR | Signals with overbars, such as \overline{TA} , are active low. |
| UTM | Indicates that a signal is part of the UTOPIA master interface. |
| UTS | Indicates that a signal is part of the UTOPIA slave interface. |
| UT8 | Indicates that a signal is part of the 8-bit UTOPIA interface. |
| UT16 | Indicates that a signal is part of the 16-bit UTOPIA interface. |
| MII | Indicates that a signal is part of the media independent interface. |

Table 21. Pinout List

| Pin Name | Ball |
|----------|------|
| BR | W5 |
| BG | F4 |
| ABB/IRQ2 | E2 |
| TS | E3 |
| A0 | G1 |
| A1 | H5 |
| A2 | H2 |
| A3 | H1 |
| A4 | J5 |
| A5 | J4 |
| A6 | J3 |
| A7 | J2 |

Table 21. Pinout List (continued)

| Pin Name | Ball |
|----------|------|
| ARTRY | E1 |
| DBG | V1 |
| DBB/IRQ3 | V2 |
| D0 | B20 |
| D1 | A18 |
| D2 | A16 |
| D3 | A13 |
| D4 | E12 |
| D5 | D9 |
| D6 | A6 |
| D7 | B5 |
| D8 | A20 |
| D9 | E17 |
| D10 | B15 |
| D11 | B13 |
| D12 | A11 |
| D13 | E9 |
| D14 | B7 |
| D15 | B4 |
| D16 | D19 |
| D17 | D17 |
| D18 | D15 |
| D19 | C13 |
| D20 | B11 |
| D21 | A8 |
| D22 | A5 |
| D23 | C5 |
| D24 | C19 |
| D25 | C17 |
| D26 | C15 |
| D27 | D13 |
| D28 | C11 |
| D29 | B8 |
| D30 | A4 |
| D31 | E6 |

Table 21. Pinout List (continued)

| Pin Name | Ball |
|--|------|
| PWE4/PSDDQM4/PBS4 | B26 |
| PWE5/PSDDQM5/PBS5 | A26 |
| PWE6/PSDDQM6/PBS6 | B25 |
| PWE7/PSDDQM7/PBS7 | A25 |
| PSDA10/PGPL0 | E23 |
| PSDWE/PGPL1 | B24 |
| POE/PSDRAS/PGPL2 | A24 |
| PSDCAS/PGPL3 | B23 |
| PGTA/PUPMWAIT/PGPL4/PPBS | A23 |
| PSDAMUX/PGPL5 | D22 |
| LWE0/LSDDQM0/LBS0/PCI_CFG0 ¹ | H28 |
| LWE1/LSDDQM1/LBS1/PCI_CFG1 ¹ | H27 |
| LWE2/LSDDQM2/LBS2/PCI_CFG2 ¹ | H26 |
| LWE3/LSDDQM3/LBS3/PCI_CFG3 ¹ | G29 |
| LSDA10/LGPL0/PCI_MODCKH0 ¹ | D27 |
| LSDWE/LGPL1/PCI_MODCKH1 ¹ | C28 |
| LOE/LSDRAS/LGPL2/PCI_MODCKH2 ¹ | E26 |
| LSDCAS/LGPL3/PCI_MODCKH3 ¹ | D25 |
| LGTA/LUPMWAIT/LGPL4/LPBS | C26 |
| LGPL5/LSDAMUX/PCI_MODCK ¹ | B27 |
| LWR | D28 |
| L_A14/PAR ¹ | N27 |
| L_A15/FRAME ¹ /SMI | T29 |
| L_A16/TRDY ¹ | R27 |
| L_A17/IRDY ¹ /CKSTP_OUT | R26 |
| L_A18/STOP ¹ | R29 |
| L_A19/DEVSEL ¹ | R28 |
| L_A20/IDSEL ¹ | W29 |
| L_A21/PERR ¹ | P28 |
| L_A22/SERR ¹ | N26 |
| L_A23/REQ0 ¹ | AA27 |
| L_A24/REQ1 ¹ /HSEJSW ¹ | P29 |
| L_A25/GNT0 ¹ | AA26 |
| L_A26/GNT1 ¹ /HSLED ¹ | N25 |
| L_A27/GNT2 ¹ /HSENUM ¹ | AA25 |

Table 21. Pinout List (continued)

| Pin Name | Ball |
|-------------------------------------|------|
| L_A28/RST ¹ /CORE_SRESET | AB29 |
| L_A29/INTA ¹ | AB28 |
| L_A30/REQ2 ¹ | P25 |
| L_A31/DLLOUT ¹ | AB27 |
| LCL_D0/AD0 ¹ | H29 |
| LCL_D1/AD1 ¹ | J29 |
| LCL_D2/AD2 ¹ | J28 |
| LCL_D3/AD3 ¹ | J27 |
| LCL_D4/AD4 ¹ | J26 |
| LCL_D5/AD5 ¹ | J25 |
| LCL_D6/AD6 ¹ | K25 |
| LCL_D7/AD7 ¹ | L29 |
| LCL_D8/AD8 ¹ | L27 |
| LCL_D9/AD9 ¹ | L26 |
| LCL_D10/AD10 ¹ | L25 |
| LCL_D11/AD11 ¹ | M29 |
| LCL_D12/AD12 ¹ | M28 |
| LCL_D13/AD13 ¹ | M27 |
| LCL_D14/AD14 ¹ | M26 |
| LCL_D15/AD15 ¹ | N29 |
| LCL_D16/AD16 ¹ | T25 |
| LCL_D17/AD17 ¹ | U27 |
| LCL_D18/AD18 ¹ | U26 |
| LCL_D19/AD19 ¹ | U25 |
| LCL_D20/AD20 ¹ | V29 |
| LCL_D21/AD21 ¹ | V28 |
| LCL_D22/AD22 ¹ | V27 |
| LCL_D23/AD23 ¹ | V26 |
| LCL_D24/AD24 ¹ | W27 |
| LCL_D25/AD25 ¹ | W26 |
| LCL_D26/AD26 ¹ | W25 |
| LCL_D27/AD27 ¹ | Y29 |
| LCL_D28/AD28 ¹ | Y28 |
| LCL_D29/AD29 ¹ | Y25 |
| LCL_D30/AD30 ¹ | AA29 |

Table 21. Pinout List (continued)

| Pin Name | Ball |
|--|-------------------|
| PA12/FCC1_UT8_RXD2/FCC1_UT16_RXD10/MSNUM3 | AJ21 ² |
| PA13/FCC1_UT8_RXD3/FCC1_UT16_RXD11/MSNUM2 | AH20 ² |
| PA14/FCC1_UT8_RXD4/FCC1_UT16_RXD12/FCC1_RXD3 | AG19 ² |
| PA15/FCC1_UT8_RXD5/FCC1_UT16_RXD13/FCC1_RXD2 | AF18 ² |
| PA16/FCC1_UT8_RXD6/FCC1_UT16_RXD14/FCC1_RXD1 | AF17 ² |
| PA17/FCC1_UT8_RXD7/FCC1_UT16_RXD15/FCC1_RXD0/FCC1_RXD | AE16 ² |
| PA18/FCC1_UT8_TXD7/FCC1_UT16_TXD15/FCC1_TXD0/FCC1_TXD | AJ16 ² |
| PA19/FCC1_UT8_TXD6/FCC1_UT16_TXD14/FCC1_TXD1 | AG15 ² |
| PA20/FCC1_UT8_TXD5/FCC1_UT16_TXD13/FCC1_TXD2 | AJ13 ² |
| PA21/FCC1_UT8_TXD4/FCC1_UT16_TXD12/FCC1_TXD3 | AE13 ² |
| PA22/FCC1_UT8_TXD3/FCC1_UT16_TXD11 | AF12 ² |
| PA23/FCC1_UT8_TXD2/FCC1_UT16_TXD10 | AG11 ² |
| PA24/FCC1_UT8_TXD1/FCC1_UT16_TXD9/MSNUM1 | AH9 ² |
| PA25/FCC1_UT8_TXD0/FCC1_UT16_TXD8/MSNUM0 | AJ8 ² |
| PA26/FCC1_UTM_RXCLAV/FCC1_UTS_RXCLAV/FCC1_MII_RX_ER | AH7 ² |
| PA27/FCC1_UT_RXSOC/FCC1_MII_RX_DV | AF7 ² |
| PA28/FCC1_UTM_RXENB/FCC1_UTS_RXENB/FCC1_MII_TX_EN | AD5 ² |
| PA29/FCC1_UT_TXSOC/FCC1_MII_TX_ER | AF1 ² |
| PA30/FCC1_UTM_TXCLAV/FCC1_UTS_TXCLAV/FCC1_MII_CRS/ FCC1_RTS | AD3 ² |
| PA31/FCC1_UTM_TXENB/FCC1_UTS_TXENB/FCC1_MII_COL | AB5 ² |
| PB4/FCC3_TXD3/FCC2_UT8_RXD0/L1RSYNCA2/FCC3_RTS | AD28 ² |
| PB5/FCC3_TXD2/FCC2_UT8_RXD1/L1TSYNCA2/L1GNTA2 | AD26 ² |
| PB6/FCC3_TXD1/FCC2_UT8_RXD2/L1RXDA2/L1RXD0A2 | AD25 ² |
| PB7/FCC3_TXD0/FCC3_TXD/FCC2_UT8_RXD3/L1TXDA2/L1TXD0A2 | AE26 ² |
| PB8/FCC2_UT8_TXD3/FCC3_RXD0/FCC3_RXD/TXD3/L1RSYNCD1 | AH27 ² |
| PB9/FCC2_UT8_TXD2/FCC3_RXD1/L1TXD2A2/L1TSYNCD1/L1GNTD1 | AG24 ² |
| PB10/FCC2_UT8_TXD1/FCC3_RXD2/L1RXDD1 | AH24 ² |
| PB11/FCC3_RXD3/FCC2_UT8_TXD0/L1TXDD1 | AJ24 ² |
| PB12/FCC3_MII_CRS/L1CLKOB1/L1RSYNCC1/TXD2 | AG22 ² |
| PB13/FCC3_MII_COL/L1RQB1/L1TSYNCC1/L1GNTC1/L1TXD1A2 | AH21 ² |
| PB14/FCC3_MII_TX_EN/RXD3/L1RXDC1 | AG20 ² |
| PB15/FCC3_MII_TX_ER/RXD2/L1TXDC1 | AF19 ² |
| PB16/FCC3_MII_RX_ER/L1CLKOA1/CLK18 | AJ18 ² |
| PB17/FCC3_MII_RX_DV/L1RQA1/CLK17 | AJ17 ² |

Table 21. Pinout List (continued)

| Pin Name | Ball |
|---|-------------------|
| PC16/CLK16/TIN4 | AF15 ² |
| PC17/CLK15/TIN3/BRGO8 | AJ15 ² |
| PC18/CLK14/ $\overline{\text{TGATE2}}$ | AH14 ² |
| PC19/CLK13/BRGO7/SPICLK | AG13 ² |
| PC20/CLK12/ $\overline{\text{TGATE1}}$ | AH12 ² |
| PC21/CLK11/BRGO6 | AJ11 ² |
| PC22/CLK10/ $\overline{\text{DONE1}}$ | AG10 ² |
| PC23/CLK9/BRGO5/ $\overline{\text{DACK1}}$ | AE10 ² |
| PC24/FCC2_UT8_TXD3/CLK8/ $\overline{\text{TOUT4}}$ | AF9 ² |
| PC25/FCC2_UT8_TXD2/CLK7/BRGO4 | AE8 ² |
| PC26/CLK6/ $\overline{\text{TOUT3}}$ /TMCLK | AJ6 ² |
| PC27/FCC3_TXD/FCC3_TXD0/CLK5/BRGO3 | AG2 ² |
| PC28/CLK4/TIN1/ $\overline{\text{TOUT2}}$ / $\overline{\text{CTS2}}$ /CLSN2 | AF3 ² |
| PC29/CLK3/TIN2/BRGO2/ $\overline{\text{CTS1}}$ /CLSN1 | AF2 ² |
| PC30/FCC2_UT8_TXD3/CLK2/ $\overline{\text{TOUT1}}$ | AE1 ² |
| PC31/CLK1/BRGO1 | AD1 ² |
| PD4/BRGO8/L1TSYNCD1/L1GNTD1/ $\overline{\text{FCC3_RTS}}$ /SMRXD2 | AC28 ² |
| PD5/FCC1_UT16_TXD3/ $\overline{\text{DONE1}}$ | AD27 ² |
| PD6/FCC1_UT16_TXD4/ $\overline{\text{DACK1}}$ | AF29 ² |
| PD7/SMSYN1/FCC1_UTM_TXADDR3/FCC1_UTS_TXADDR3/ FCC2_UTM_TXADDR4/FCC1_TXCLAV2 | AF28 ² |
| PD8/SMRXD1/FCC2_UT_TXPRTY/BRGO5 | AG25 ² |
| PD9/SMTXD1/FCC2_UT_RXPRTY/BRGO3 | AH26 ² |
| PD10/L1CLKOB2/FCC2_UT8_RXD1/L1RSYNCB1/BRGO4 | AJ27 ² |
| PD11/ $\overline{\text{L1RQB2}}$ /FCC2_UT8_RXD0/L1TSYNCB1/L1GNTB1 | AJ23 ² |
| PD12/SI1_L1ST2/L1RXDB1 | AG23 ² |
| PD13/SI1_L1ST1/L1TXDB1 | AJ22 ² |
| PD14/FCC1_UT16_RXD0/L1CLKOC2/I2CSCL | AE20 ² |
| PD15/FCC1_UT16_RXD1/ $\overline{\text{L1RQC2}}$ /I2CSDA | AJ20 ² |
| PD16/FCC1_UT_TXPRTY/L1TSYNCC1/L1GNTC1/SPIMISO | AG18 ² |
| PD17/FCC1_UT_RXPRTY/BRGO2/SPIMOSI | AG17 ² |
| PD18/FCC1_UTM_RXADDR4/FCC1_UTS_RXADDR4/ FCC1_UTM_RXCLAV3/FCC2_UTM_RXADDR3/SPICLK | AF16 ² |
| PD19/FCC1_UTM_TXADDR4/FCC1_UTS_TXADDR4/ FCC1_UTM_TXCLAV3/FCC2_UTM_TXADDR3/SPISEL/BRGO1 | AH15 ² |
| PD20/ $\overline{\text{RTS4}}$ /TENA4/FCC1_UT16_RXD2/L1RSYNCA2 | AJ14 ² |

Package Description

- ³ On PCI devices (MPC8265 and MPC8266) this pin should be used as CLKIN2. On non-PCI devices (MPC8260A and MPC8264) this is a spare pin that must be pulled down or left floating.
- ⁴ Must be pulled down or left floating.
- ⁵ On PCI devices (MPC8265 and MPC8266) this pin should be asserted if the PCI function is desired or pulled up or left floating if PCI is not desired. On non-PCI devices (MPC8260A and MPC8264) this is a spare pin that must be pulled up or left floating.
- ⁶ For information on how to use this pin, refer to *MPC8260 PowerQUICC II Thermal Resistor Guide* available at www.freescale.com.

5 Package Description

The following sections provide the package parameters and mechanical dimensions for the MPC826xA.

5.1 Package Parameters

Package parameters are provided in [Table 22](#). The package type is a 37.5 × 37.5 mm, 480-lead TBGA.

Table 22. Package Parameters

| Parameter | Value |
|----------------------------------|--------------------------|
| Package Outline | 37.5 × 37.5 mm |
| Interconnects | 480 (29 × 29 ball array) |
| Pitch | 1.27 mm |
| Nominal unmounted package height | 1.55 mm |

5.2 Mechanical Dimensions

Figure 15 provides the mechanical dimensions and bottom surface nomenclature of the 480 TBGA package.




Figure 15. Mechanical Dimensions and Bottom Surface Nomenclature