E·XFL

NXP USA Inc. - MPC8264AVVPIBB Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Obsolete |
|---------------------------------|--|
| Core Processor | PowerPC G2 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 300MHz |
| Co-Processors/DSP | Communications; RISC CPM |
| RAM Controllers | DRAM, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100Mbps (3) |
| SATA | - |
| USB | - |
| Voltage - I/O | 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 480-LBGA Exposed Pad |
| Supplier Device Package | 480-TBGA (37.5x37.5) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8264avvpibb |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Features

Figure 1 shows the block diagram for the MPC8266, the HiP4 superset device. Shaded portions indicate functionality that is not available on all devices; refer to the notes.



Figure 1. MPC8266 Block Diagram

1 Features

The major features of the MPC826xA family are as follows:

- Dual-issue integer core
 - A core version of the EC603e microprocessor
 - System core microprocessor supporting frequencies of 150–300 MHz
 - Separate 16-Kbyte data and instruction caches:
 - Four-way set associative
 - Physically addressed
 - LRU replacement algorithm





- PowerPC architecture-compliant memory management unit (MMU)
- Common on-chip processor (COP) test interface
- High-performance (6.6–7.65 SPEC95 benchmark at 300 MHz; 1.68 MIPs/MHz without inlining and 1.90 Dhrystones MIPS/MHz with
- Supports bus snooping for data cache coherency
- Floating-point unit (FPU)
- Separate power supply for internal logic and for I/O
- Separate PLLs for G2 core and for the CPM
 - G2 core and CPM can run at different frequencies for power/performance optimization
 - Internal core/bus clock multiplier that provides 1.5:1, 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
 - Internal CPM/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
- 64-bit data and 32-bit address 60x bus
 - Bus supports multiple master designs
 - Supports single- and four-beat burst transfers
 - 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
 - Supports data parity or ECC and address parity
- 32-bit data and 18-bit address local bus
 - Single-master bus, supports external slaves
 - Eight-beat burst transfers
 - 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- 60x-to-PCI bridge (MPC8265 and MPC8266 only)
 - Programmable host bridge and agent
 - 32-bit data bus, 66 MHz, 3.3 V
 - Synchronous and asynchronous 60x and PCI clock modes
 - All internal address space available to external PCI host
 - DMA for memory block transfers
 - PCI-to-60x address remapping
- System interface unit (SIU)
 - Clock synthesizer
 - Reset controller
 - Real-time clock (RTC) register
 - Periodic interrupt timer
 - Hardware bus monitor and software watchdog timer
 - IEEE Std. 1149.1TM standard JTAG test access port
- Twelve-bank memory controller
 - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash and other userdefinable peripherals
 - Byte write enables and selectable parity generation



Features

- 32-bit address decodes with programmable bank size
- Three user programmable machines, general-purpose chip-select machine, and page-mode pipeline SDRAM machine
- Byte selects for 64 bus width (60x) and byte selects for 32 bus width (local)
- Dedicated interface logic for SDRAM
- CPU core can be disabled and the device can be used in slave mode to an external core
- Communications processor module (CPM)
 - Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications protocols
 - Interfaces to G2 core through on-chip 32-Kbyte dual-port RAM and DMA controller
 - Serial DMA channels for receive and transmit on all serial channels
 - Parallel I/O registers with open-drain and interrupt capability
 - Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
 - Three fast communications controllers supporting the following protocols (only FCC1 and FCC2 on the MPC8255):
 - 10/100-Mbit Ethernet/IEEE Std. 802.3® CDMA/CS interface through media independent interface (MII)
 - ATM—Full-duplex SAR protocols at 155 Mbps, through UTOPIA interface, AAL5, AAL1, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 16 K external connections
 - Transparent
 - HDLC—Up to T3 rates (clear channel)
 - Two multichannel controllers (MCCs) (only MCC2 on the MPC8255)
 - Each MCC handles 128 serial, full-duplex, 64-Kbps data channels.Each MCC can be split into four subgroups of 32 channels each.
 - Almost any combination of subgroups can be multiplexed to single or multiple TDM interfaces up to four TDM interfaces per MCC
 - Four serial communications controllers (SCCs) identical to those on the MPC860, supporting the digital portions of the following protocols:
 - Ethernet/IEEE 802.3 CDMA/CS
 - HDLC/SDLC and HDLC bus
 - Universal asynchronous receiver transmitter (UART)
 - Synchronous UART
 - Binary synchronous (BISYNC) communications
 - Transparent
 - Two serial management controllers (SMCs), identical to those of the MPC860
 - Provide management for BRI devices as general circuit interface (GCI) controllers in timedivision-multiplexed (TDM) channels





- Transparent
- UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One inter-integrated circuit (I^2C) controller (identical to the MPC860 I^2C controller)
 - Microwire compatible
 - Multiple-master, single-master, and slave modes
- Up to eight TDM interfaces (four on the MPC8255)
 - Supports two groups of four TDM channels for a total of eight TDMs
 - 2,048 bytes of SI RAM
 - Bit or byte resolution
 - Independent transmit and receive routing, frame synchronization
 - Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
- Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs, SCCs, SMCs, and serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers

Additional features of the MPC826xA family are as follows:

- CPM
 - 32-Kbyte dual-port RAM
 - Additional MCC host commands
 - Eight transfer transmission convergence (TC) layers between the TDMs and FCC2 to support inverse multiplexing for ATM capabilities (IMA) (MPC8264 and MPC8266 only)
- CPM multiplexing
 - FCC2 can also be connected to the TC layer.
- TC layer (MPC8264 and MPC8266 only)
 - Each of the 8 TDM channels is routed in hardware to a TC layer block
 - Protocol-specific overhead bits may be discarded or routed to other controllers by the SI
 - Performing ATM TC layer functions (according to ITU-T I.432)
 - Transmit (Tx) updates
 - Cell HEC generation
 - Payload scrambling using self synchronizing scrambler (programmable by the user)
 - Coset generation (programmable by the user)
 - Cell rate by inserting idle/unassigned cells
 - Receive (Rx) updates
 - Cell delineation using bit by bit HEC checking and programmable ALPHA and DELTA parameters for the delineation state machine
 - Payload descrambling using self synchronizing scrambler (programmable by the user)



Features

- Coset removing (programmable by the user)
- Filtering idle/unassigned cells (programmable by the user)
- Performing HEC error detection and single bit error correction (programmable by user)
- Generating loss of cell delineation status/interrupt (LOC/LCD)
- Operates with FCC2 (UTOPIA 8)
- Provides serial loop back mode
- Cell echo mode is provided
- Supports both FCC transmit modes
 - External rate mode—Idle cells are generated by the FCC (microcode) to control data rate.
 - Internal rate mode (sub-rate)—FCC transfers only the data cells using the required data rate. The TC layer generates idle/unassigned cells to maintain the line bit rate.
- Supports TC-layer and PMD-WIRE interface (according to the ATM-Forum af-phy-0063.000)
- Cell counters for performance monitoring
 - 16-bit counters count
 - HEC error cells
 - HEC single bit error and corrected cells
 - Idle/unassigned cells filtered
 - Idle/unassigned cells transmitted
 - Transmitted ATM cells
 - Received ATM cells
 - Maskable interrupt is sent to the host when a counter expires
- Overrun (Rx cell FIFO) and underrun (Tx cell FIFO) condition produces maskable interrupt
- May be operated at E1 and DS-1 rates. In addition, xDSL applications at bit rates up to 10 Mbps are supported
- PCI bridge (MPC8265 and MPC8266 only)
 - PCI Specification Revision 2.2 compliant and supports frequencies up to 66 MHz
 - On-chip arbitration
 - Support for PCI to 60x memory and 60x memory to PCI streaming
 - PCI Host Bridge or Peripheral capabilities
 - Includes 4 DMA channels for the following transfers:
 - PCI-to-60x to 60x-to-PCI
 - 60x-to-PCI to PCI-to-60x
 - PCI-to-60x to PCI-to-60x
 - 60x-to-PCI to 60x-to-PCI
 - Includes all of the configuration registers (which are automatically loaded from the EPROM and used to configure the MPC8265) required by the PCI standard as well as message and doorbell registers
 - Supports the I₂O standard



Electrical and Thermal Characteristics

- ² The leakage current is measured for nominal VDD, VCCSYN, and VDD.
- ³ MPC8265 and MPC8266 only.

2.2 Thermal Characteristics

Table 4 describes thermal characteristics.

Table 4. Thermal Characteristics for 480 TBGA Package

| Characteristics | Symbol | Value | Unit | Air Flow |
|--------------------------------|-----------------|-----------------|------|-----------------|
| Junction to ambient | | 13 ¹ | | NC ² |
| | θ_{JA} | 10 ¹ | °C/W | 1 m/s |
| | | 11 ³ | | NC |
| | | 8 ³ | | 1 m/s |
| Junction to board ⁴ | θ_{JB} | 4 | °C/W | _ |
| Junction to case ⁵ | θ _{JC} | 1.1 | °C/W | _ |

¹ Assumes a single layer board with no thermal vias

² Natural convection

³ Assumes a four layer board

⁴ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

⁵ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

2.3 Power Considerations

The average chip-junction temperature, T_I, in °C can be obtained from the following:

$$T_J = T_A + (P_D \times \theta_{JA})$$

where

 $T_A = ambient temperature \ ^{\circ}C$

 θ_{JA} = package thermal resistance, junction to ambient, °C/W

 $P_{D} = P_{INT} + P_{I/O}$

 $P_{INT} = I_{DD} \times V_{DD}$ Watts (chip internal power)

 $P_{I/O}$ = power dissipation on input and output pins (determined by user)

For most applications $P_{I/O} < 0.3 \times P_{INT}$. If $P_{I/O}$ is neglected, an approximate relationship between P_D and T_J is the following:

$$P_{\rm D} = K/(T_{\rm J} + 273^{\circ} \,\rm C) \tag{2}$$

Solving equations (1) and (2) for K gives:

$$\mathbf{K} = \mathbf{P}_{\mathrm{D}} \mathbf{x} \left(\mathbf{T}_{\mathrm{A}} + 273^{\circ} \,\mathrm{C} \right) + \mathbf{\theta}_{\mathrm{JA}} \,\mathbf{x} \,\mathbf{P}_{\mathrm{D}}^{2} \tag{3}$$

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 2.0

(1)



Table 8 lists CPM input characteristics.

| Spec Number | | Characteristic | | p (ns) | Hold (ns) | |
|-------------|-------|--|--------|--------|-----------|--------|
| Max | Min | | 66 MHz | 83 MHz | 66 MHz | 83 MHz |
| sp16a | sp17a | FCC inputs—internal clock (NMSI) | 10 | 8 | 0 | 0 |
| sp16b | sp17b | FCC inputs-external clock (NMSI) | 3 | 2.5 | 3 | 2 |
| sp20 | sp21 | TDM inputs/SI | 15 | 12 | 12 | 10 |
| sp18a | sp19a | SCC/SMC/SPI/I2C inputs—internal clock (NMSI) | 20 | 16 | 0 | 0 |
| sp18b | sp19b | SCC/SMC/SPI/I2C inputs—external clock (NMSI) | 5 | 4 | 5 | 4 |
| sp22 | sp23 | PIO/TIMER/IDMA inputs | 10 | 8 | 3 | 3 |

| | | | - | | . 1 |
|---------|-------|-----------------|-----|-----|---------|
| Table 9 | A VC | Charactoristics | for | CDM | Innute' |
| Iable | U. AU | Unaraciensilus | | | IIIDUIS |

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

Note that although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.

Figure 3 shows the FCC external clock.



Figure 3. FCC External Clock Diagram



Electrical and Thermal Characteristics

Figure 8 shows PIO, timer, and DMA signals.



Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

Figure 8. PIO, Timer, and DMA Signal Diagram

Table 10 lists SIU input characteristics.

| Spec Number | | Characteristic | | o (ns) | Hold (ns) | |
|-------------|------|----------------------------------|--------|--------|-----------|--------|
| Max | Min | onaracteristic | 66 MHz | 83 MHz | 66 MHz | 83 MHz |
| sp11 | sp10 | AACK/ARTRY/TA/TS/TEA/DBG/BG/BR | 6 | 5 | 0.5 | 0.5 |
| sp12 | sp10 | Data bus in normal mode | 5 | 4 | 0.5 | 0.5 |
| sp13 | sp10 | Data bus in ECC and PARITY modes | 8 | 6 | 0.5 | 0.5 |
| sp14 | sp10 | DP pins | 7 | 6 | 0.5 | 0.5 |
| sp15 | sp10 | All other pins | 5 | 4 | 0.5 | 0.5 |

Table 9. AC Characteristics for SIU Inputs¹

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.



Table 10 lists SIU output characteristics.

| Spec N | Number | Characteristic | Max De | elay (ns) | Min Delay (ns) | |
|--------|--------|-------------------------------|--------|-----------|----------------|--------|
| Мах | Min | | 66 MHz | 83 MHz | 66 MHz | 83 MHz |
| sp31 | sp30 | PSDVAL/TEA/TA | 7 | 6 | 0.5 | 0.5 |
| sp32 | sp30 | ADD/ADD_atr./BADDR/CI/GBL/WT | 8 | 6.5 | 0.5 | 0.5 |
| sp33a | sp30 | Data bus | 6.5 | 6.5 | 0.5 | 0.5 |
| sp33b | sp30 | DP | 8 | 7 | 0.5 | 0.5 |
| sp34 | sp30 | Memory controller signals/ALE | 6 | 5 | 0.5 | 0.5 |
| sp35 | sp30 | All other signals | 6 | 5.5 | 0.5 | 0.5 |

Table 10. AC Characteristics for SIU Outputs¹

¹ Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

NOTE

Activating data pipelining (setting BRx[DR] in the memory controller) improves the AC timing. When data pipelining is activated, sp12 can be used for data bus setup even when ECC or PARITY are used. Also, sp33a can be used as the AC specification for DP signals.



Electrical and Thermal Characteristics

Table 12 lists the JTAG timings.

Table 12. JTAG Timings¹

| Parameter | Symbol ² | Min | Max | Unit | Notes |
|---|--|----------|----------|----------|--------------|
| JTAG external clock frequency of operation | f _{JTG} | 0 | 25 | MHz | — |
| JTAG external clock cycle time | t _{JTG} | 40 | _ | ns | — |
| JTAG external clock pulse width measured at 1.4V | t _{JTKHKL} | 20 | - | ns | — |
| JTAG external clock rise and fall times | t _{JTGR} and t _{JTGF} | 0 | 5 | ns | 6 |
| TRST assert time | t _{TRST} | 25 | _ | ns | 3, 6 |
| Input setup times Boundary-scan data TMS, TDI | ^t jtdvkh ^t jtivkh | 4 4 | | ns ns | 4, 7 4, 7 |
| Input hold times Boundary-scan data TMS, TDI | t _{JTDXKH} t _{JTIXKH} | 10 10 | | ns ns | 4, 7 4, 7 |
| Output valid times Boundary-scan data TDO | t _{JTKLDV} t _{JTKLOV} | | 25 25 | ns ns | 5, 7 5. 7 |
| Output hold times Boundary-scan data TDO | t _{JTKLDX} t _{JTKLOX} | 1 | _ | ns ns | 5, 7 5, 7 |
| JTAG external clock to output high impedance Boundary-scan data TDO | t _{JTKLDZ} t _{JTKLOZ} | 1 | 25 25 | ns ns | 5, 6 5, 6 |

¹ All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

² The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t((first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

- ³ TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- ⁴ Non-JTAG signal input timing with respect to t_{TCLK}.
- ⁵ Non-JTAG signal output timing with respect to t_{TCLK}.
- ⁶ Guaranteed by design.
- ⁷ Guaranteed by design and device characterization.

NOTE

The UPM machine outputs change on the internal tick determined by the memory controller programming; the AC specifications are relative to the internal tick. Note that SDRAM and GPCM machine outputs change on CLKin's rising edge.



Clock Configuration Modes

| MODCK_H-MODCK[1-3] | Input Clock Frequency ^{2,3} | CPM Multiplication Factor ² | CPM Frequency ² | Core Multiplication Factor ² | Core Frequency ² |
|--------------------|---|---|-------------------------------|--|--------------------------------|
| | | | | | |
| 0001_101 | 33 MHz | 3 | 100 MHz | 4 | 133 MHz |
| 0001_110 | 33 MHz | 3 | 100 MHz | 5 | 166 MHz |
| 0001_111 | 33 MHz | 3 | 100 MHz | 6 | 200 MHz |
| 0010_000 | 33 MHz | 3 | 100 MHz | 7 | 233 MHz |
| 0010_001 | 33 MHz | 3 | 100 MHz | 8 | 266 MHz |
| | | | | | |
| 0010_010 | 33 MHz | 4 | 133 MHz | 4 | 133 MHz |
| 0010_011 | 33 MHz | 4 | 133 MHz | 5 | 166 MHz |
| 0010_100 | 33 MHz | 4 | 133 MHz | 6 | 200 MHz |
| 0010_101 | 33 MHz | 4 | 133 MHz | 7 | 233 MHz |
| 0010_110 | 33 MHz | 4 | 133 MHz | 8 | 266 MHz |
| | | | | | |
| 0010_111 | 33 MHz | 5 | 166 MHz | 4 | 133 MHz |
| 0011_000 | 33 MHz | 5 | 166 MHz | 5 | 166 MHz |
| 0011_001 | 33 MHz | 5 | 166 MHz | 6 | 200 MHz |
| 0011_010 | 33 MHz | 5 | 166 MHz | 7 | 233 MHz |
| 0011_011 | 33 MHz | 5 | 166 MHz | 8 | 266 MHz |
| | | | | | |
| 0011_100 | 33 MHz | 6 | 200 MHz | 4 | 133 MHz |
| 0011_101 | 33 MHz | 6 | 200 MHz | 5 | 166 MHz |
| 0011_110 | 33 MHz | 6 | 200 MHz | 6 | 200 MHz |
| 0011_111 | 33 MHz | 6 | 200 MHz | 7 | 233 MHz |
| 0100_000 | 33 MHz | 6 | 200 MHz | 8 | 266 MHz |
| | | | | | |
| 0100_001 | | | Reserved | | |
| 0100_010 | | | | | |
| 0100_011 | | | | | |
| 0100_100 | | | | | |
| 0100_101 | | | | | |
| 0100_110 | 1 | | | | |

Table 14. Clock Configuration Modes¹ (continued)

Clock Configuration Modes

| MODCK_H-MODCK[1-3] | Input Clock Frequency ^{2,3} | CPM Multiplication Factor ² | CPM Frequency ² | Core Multiplication Factor ² | Core Frequency ² |
|--------------------|---|---|-------------------------------|--|--------------------------------|
| 1000_001 | 66 MHz | 3.5 | 233 MHz | 3 | 200 MHz |
| 1000_010 | 66 MHz | 3.5 | 233 MHz | 3.5 | 233 MHz |
| 1000_011 | 66 MHz | 3.5 | 233 MHz | 4 | 266 MHz |
| 1000_100 | 66 MHz | 3.5 | 233 MHz | 4.5 | 300 MHz |

¹ Because of speed dependencies, not all of the possible configurations in Table 14 are applicable.

² The user should choose the input clock frequency and the multiplication factors such that the frequency of the CPU is equal to or greater than 150 MHz and the CPM ranges between 66–233 MHz.

³ Input clock frequency is given only for the purpose of reference. The user should set MODCK_H–MODCK_L so that the resulting configuration does not exceed the frequency rating of the user's part.

3.2 PCI Mode

The MPC8265 and the MPC8266 have three clocking modes: local, PCI host, and PCI agent. The clocking mode is set according to three input pins—PCI_MODE, PCI_CFG[0], PCI_MODCK—as shown in Table 15.

| | Pins | | Clocking Mode | PCI Clock |
|----------|------------|-----------|---------------|-----------|
| PCI_MODE | PCI_CFG[0] | PCI_MODCK | Clocking Mode | (MHZ) |
| 1 | _ | — | Local bus | — |
| 0 | 0 | 0 | PCI host | 50–66 |
| 0 | 0 | 1 | | 25–50 |
| 0 | 1 | 0 | PCI agent | 50–66 |
| 0 | 1 | 1 | | 25–50 |

 Table 15. MPC8265 and MPC8266 Clocking Modes

In addition, note the following:

NOTE: PCI_MODCK

In PCI mode only, PCI_MODCK comes from the LGPL5 pin and MODCK_H[0–3] comes from {LGPL0, LGPL1, LGPL2, LGPL3}.

NOTE: Tval (Output Hold)

The minimum Tval = 2 when PCI_MODCK = 1, and the minimum Tval = 1 when PCI_MODCK = 0. Therefore, designers should use clock configurations that fit this condition to achieve PCI-compliant AC timing.

NOTE

Clock configurations change only after \overline{POR} is asserted.



| MODCK_H – MODCK[1–3] | Input Clock Frequency (PCI) ^{1,2} | CPM Multiplication Factor ¹ | CPM Frequency | Core Multiplication Factor | Core Frequency ³ | Bus Division Factor | 60x Bus Frequency ⁴ |
|-------------------------|--|--|------------------|----------------------------------|--------------------------------|------------------------|-----------------------------------|
| 0100_100 | 66/33 MHz | 3/6 | 200 MHz | 4.5 | 300 MHz | 3 | 66 MHz |
| | | | | | | | |
| 0101_000 ⁵ | 33 MHz | 5 | 166 MHz | 2.5 | 166 MHz | 2.5 | 66 MHz |
| 0101_001 ⁵ | 33 MHz | 5 | 166 MHz | 3 | 200 MHz | 2.5 | 66 MHz |
| 0101_010 ⁵ | 33 MHz | 5 | 166 MHz | 3.5 | 233 MHz | 2.5 | 66 MHz |
| 0101_011 ⁵ | 33 MHz | 5 | 166 MHz | 4 | 266 MHz | 2.5 | 66 MHz |
| 0101_100 ⁵ | 33 MHz | 5 | 166 MHz | 4.5 | 300 MHz | 2.5 | 66 MHz |
| | | | | | | | |
| 0110_000 | 50/25 MHz | 4/8 | 200 MHz | 2.5 | 166 MHz | 3 | 66 MHz |
| 0110_001 | 50/25 MHz | 4/8 | 200 MHz | 3 | 200 MHz | 3 | 66 MHz |
| 0110_010 | 50/25 MHz | 4/8 | 200 MHz | 3.5 | 233 MHz | 3 | 66 MHz |
| 0110_011 | 50/25 MHz | 4/8 | 200 MHz | 4 | 266 MHz | 3 | 66 MHz |
| 0110_100 | 50/25 MHz | 4/8 | 200 MHz | 4.5 | 300 MHz | 3 | 66 MHz |
| | | | | | | | |
| 0111_000 | 66/33 MHz | 3/6 | 200 MHz | 2 | 200 MHz | 2 | 100 MHz |
| 0111_001 | 66/33 MHz | 3/6 | 200 MHz | 2.5 | 250 MHz | 2 | 100 MHz |
| 0111_010 | 66/33 MHz | 3/6 | 200 MHz | 3 | 300 MHz | 2 | 100 MHz |
| 0111_011 | 66/33 MHz | 3/6 | 200 MHz | 3.5 | 350 MHz | 2 | 100 MHz |
| | | | | | | | |
| 1000_000 | 66/33 MHz | 3/6 | 200 MHz | 2 | 160 MHz | 2.5 | 80 MHz |
| 1000_001 | 66/33 MHz | 3/6 | 200 MHz | 2.5 | 200 MHz | 2.5 | 80 MHz |
| 1000_010 | 66/33 MHz | 3/6 | 200 MHz | 3 | 240 MHz | 2.5 | 80 MHz |
| 1000_011 | 66/33 MHz | 3/6 | 200 MHz | 3.5 | 280 MHz | 2.5 | 80 MHz |
| 1000_100 | 66/33 MHz | 3/6 | 200 MHz | 4 | 320 MHz | 2.5 | 80 MHz |
| 1000_101 | 66/33 MHz | 3/6 | 200 MHz | 4.5 | 360 MHz | 2.5 | 80 MHz |
| | | | | | | | |
| 1001_000 | 66/33 MHz | 4/8 | 266 MHz | 2.5 | 166 MHz | 4 | 66 MHz |
| 1001_001 | 66/33 MHz | 4/8 | 266 MHz | 3 | 200 MHz | 4 | 66 MHz |
| 1001_010 | 66/33 MHz | 4/8 | 266 MHz | 3.5 | 233 MHz | 4 | 66 MHz |
| 1001_011 | 66/33 MHz | 4/8 | 266 MHz | 4 | 266 MHz | 4 | 66 MHz |
| 1001_100 | 66/33 MHz | 4/8 | 266 MHz | 4.5 | 300 MHz | 4 | 66 MHz |
| | | | | | | | |
| 1010_000 | 66/33 MHz | 4/8 | 266 MHz | 2.5 | 222 MHz | 3 | 88 MHz |



4 Pinout

This section provides the pin assignments and pinout list for the MPC826xA.

4.1 **Pin Assignments**

Figure 13 shows the pinout of the MPC826xA's 480 TBGA package as viewed from the top surface.



Figure 13. Pinout of the 480 TBGA Package as Viewed from the Top Surface

Pinout

Table 21. Pinout List (continued)

| Pin Name | Ball |
|--|-------------------|
| PA12/FCC1_UT8_RXD2/FCC1_UT16_RXD10/MSNUM3 | AJ21 ² |
| PA13/FCC1_UT8_RXD3/FCC1_UT16_RXD11/MSNUM2 | AH20 ² |
| PA14/FCC1_UT8_RXD4/FCC1_UT16_RXD12/FCC1_RXD3 | AG19 ² |
| PA15/FCC1_UT8_RXD5/FCC1_UT16_RXD13/FCC1_RXD2 | AF18 ² |
| PA16/FCC1_UT8_RXD6/FCC1_UT16_RXD14/FCC1_RXD1 | AF17 ² |
| PA17/FCC1_UT8_RXD7/FCC1_UT16_RXD15/FCC1_RXD0/FCC1_RXD | AE16 ² |
| PA18/FCC1_UT8_TXD7/FCC1_UT16_TXD15/FCC1_TXD0/FCC1_TXD | AJ16 ² |
| PA19/FCC1_UT8_TXD6/FCC1_UT16_TXD14/FCC1_TXD1 | AG15 ² |
| PA20/FCC1_UT8_TXD5/FCC1_UT16_TXD13/FCC1_TXD2 | AJ13 ² |
| PA21/FCC1_UT8_TXD4/FCC1_UT16_TXD12/FCC1_TXD3 | AE13 ² |
| PA22/FCC1_UT8_TXD3/FCC1_UT16_TXD11 | AF12 ² |
| PA23/FCC1_UT8_TXD2/FCC1_UT16_TXD10 | AG11 ² |
| PA24/FCC1_UT8_TXD1/FCC1_UT16_TXD9/MSNUM1 | AH9 ² |
| PA25/FCC1_UT8_TXD0/FCC1_UT16_TXD8/MSNUM0 | AJ8 ² |
| PA26/FCC1_UTM_RXCLAV/FCC1_UTS_RXCLAV/FCC1_MII_RX_ER | AH7 ² |
| PA27/FCC1_UT_RXSOC/FCC1_MII_RX_DV | AF7 ² |
| PA28/FCC1_UTM_RXENB/FCC1_UTS_RXENB/FCC1_MII_TX_EN | AD5 ² |
| PA29/FCC1_UT_TXSOC/FCC1_MII_TX_ER | AF1 ² |
| PA30/FCC1_UTM_TXCLAV/FCC1_UTS_TXCLAV/FCC1_MII_CRS/ FCC1_RTS | AD3 ² |
| PA31/FCC1_UTM_TXENB/FCC1_UTS_TXENB/FCC1_MII_COL | AB5 ² |
| PB4/FCC3_TXD3/FCC2_UT8_RXD0/L1RSYNCA2/FCC3_RTS | AD28 ² |
| PB5/FCC3_TXD2/FCC2_UT8_RXD1/L1TSYNCA2/L1GNTA2 | AD26 ² |
| PB6/FCC3_TXD1/FCC2_UT8_RXD2/L1RXDA2/L1RXD0A2 | AD25 ² |
| PB7/FCC3_TXD0/FCC3_TXD/FCC2_UT8_RXD3/L1TXDA2/L1TXD0A2 | AE26 ² |
| PB8/FCC2_UT8_TXD3/FCC3_RXD0/FCC3_RXD/TXD3/L1RSYNCD1 | AH27 ² |
| PB9/FCC2_UT8_TXD2/FCC3_RXD1/L1TXD2A2/L1TSYNCD1/L1GNTD1 | AG24 ² |
| PB10/FCC2_UT8_TXD1/FCC3_RXD2/L1RXDD1 | AH24 ² |
| PB11/FCC3_RXD3/FCC2_UT8_TXD0/L1TXDD1 | AJ24 ² |
| PB12/FCC3_MII_CRS/L1CLKOB1/L1RSYNCC1/TXD2 | AG22 ² |
| PB13/FCC3_MII_COL/L1RQB1/L1TSYNCC1/L1GNTC1/L1TXD1A2 | AH21 ² |
| PB14/FCC3_MII_TX_EN/RXD3/L1RXDC1 | AG20 ² |
| PB15/FCC3_MII_TX_ER/RXD2/L1TXDC1 | AF19 ² |
| PB16/FCC3_MII_RX_ER/L1CLKOA1/CLK18 | AJ18 ² |
| PB17/FCC3_MII_RX_DV/L1RQA1/CLK17 | AJ17 ² |



| Pin Name | Ball | |
|--|-------------------|--|
| PB18/FCC2_UT8_RXD4/FCC2_RXD3/L1CLKOD2/L1RXD2A2 | AE14 ² | |
| PB19/FCC2_UT8_RXD5/FCC2_RXD2/L1RQD2/L1RXD3A2 | AF13 ² | |
| PB20/FCC2_UT8_RXD6/FCC2_RXD1/L1RSYNCD2/L1TXD1A1 | AG12 ² | |
| PB21/FCC2_UT8_RXD7/FCC2_RXD0/FCC2_RXD/L1TSYNCD2/L1GNTD2/ L1TXD2A1 | AH11 ² | |
| PB22/FCC2_UT8_TXD7/FCC2_TXD0/FCC2_TXD/L1RXD1A1/L1RXDD2 | AH16 ² | |
| PB23/FCC2_UT8_TXD6/FCC2_TXD1/L1RXD2A1/L1TXDD2 | AE15 ² | |
| PB24/FCC2_UT8_TXD5/FCC2_TXD2/L1RXD3A1/L1RSYNCC2 | AJ9 ² | |
| PB25/FCC2_UT8_TXD4/FCC2_TXD3/L1TSYNCC2/L1GNTC2/L1TXD3A1 | AE9 ² | |
| PB26/FCC2_MII_CRS/FCC2_UT8_TXD1/L1RXDC2 | AJ7 ² | |
| PB27/FCC2_MII_COL/FCC2_UT8_TXD0/L1TXDC2 | AH6 ² | |
| PB28/FCC2_MII_RX_ER/FCC2_RTS/L1TSYNCB2/L1GNTB2/TXD1 | AE3 ² | |
| PB29/FCC2_UTM_RXCLAV/FCC2_UTS_RXCLAV/L1RSYNCB2/ FCC2_MII_TX_EN | AE2 ² | |
| PB30/FCC2_MII_RX_DV/FCC2_UT_TXSOC/L1RXDB2 | AC5 ² | |
| PB31/FCC2_MII_TX_ER/FCC2_UT_RXSOC/L1TXDB2 | AC4 ² | |
| PC0/DREQ1/BRG07/SMSYN2/L1CLKOA2 | AB26 ² | |
| PC1/DREQ2/BRGO6/L1RQA2 | AD29 ² | |
| PC2/FCC3_CD/FCC2_UT8_TXD3/DONE2 | AE29 ² | |
| PC3/FCC3_CTS/FCC2_UT8_TXD2/DACK2/CTS4 | AE27 ² | |
| PC4/FCC2_UTM_RXENB/FCC2_UTS_RXENB/SI2_L1ST4/FCC2_CD | AF27 ² | |
| PC5/FCC2_UTM_TXCLAV/FCC2_UTS_TXCLAV/SI2_L1ST3/FCC2_CTS | AF24 ² | |
| PC6/FCC1_CD/L1CLKOC1/FCC1_UTM_RXADDR2/FCC1_UTS_RXADDR/ FCC1_UTM_RXCLAV1 | AJ26 ² | |
| PC7/FCC1_CTS/L1RQC1/FCC1_UTM_TXADDR2/FCC1_UTS_TXADDR2/ FCC1_UTM_TXCLAV1 | AJ25 ² | |
| PC8/CD4/RENA4/FCC1_UT16_TXD0/SI2_L1ST2/CTS3 | AF22 ² | |
| PC9/CTS4/CLSN4/FCC1_UT16_TXD1/SI2_L1ST1/L1TSYNCA2/L1GNTA2 | AE21 ² | |
| PC10/CD3/RENA3/FCC1_UT16_TXD2/SI1_L1ST4/FCC2_UT8_RXD3 | AF20 ² | |
| PC11/CTS3/CLSN3/L1CLKOD1/L1TXD3A2/FCC2_UT8_RXD2 | AE19 ² | |
| PC12/CD2/RENA2/SI1_L1ST3/FCC1_UTM_RXADDR1/ FCC1_UTS_RXADDR1 | AE18 ² | |
| PC13/CTS2/CLSN2/L1RQD1/FCC1_UTM_TXADDR1/ FCC1_UTS_TXADDR1 | AH18 ² | |
| PC14/CD1/RENA1/FCC1_UTM_RXADDR0/FCC1_UTS_RXADDR0 | AH17 ² | |
| PC15/CTS1/CLSN1/SMTXD2/FCC1_UTM_TXADDR0/ FCC1_UTS_TXADDR0 | AG16 ² | |

Table 21. Pinout List (continued)

| Pin Name | Ball | | |
|---|-------------------|--|--|
| PC16/CLK16/TIN4 | AF15 ² | | |
| PC17/CLK15/TIN3/BRGO8 | AJ15 ² | | |
| PC18/CLK14/TGATE2 | AH14 ² | | |
| PC19/CLK13/BRG07/SPICLK | AG13 ² | | |
| PC20/CLK12/TGATE1 | AH12 ² | | |
| PC21/CLK11/BRGO6 | AJ11 ² | | |
| PC22/CLK10/DONE1 | AG10 ² | | |
| PC23/CLK9/BRGO5/DACK1 | AE10 ² | | |
| PC24/FCC2_UT8_TXD3/CLK8/TOUT4 | AF9 ² | | |
| PC25/FCC2_UT8_TXD2/CLK7/BRGO4 | AE8 ² | | |
| PC26/CLK6/TOUT3/TMCLK | AJ6 ² | | |
| PC27/FCC3_TXD/FCC3_TXD0/CLK5/BRGO3 | AG2 ² | | |
| PC28/CLK4/TIN1/TOUT2/CTS2/CLSN2 | AF3 ² | | |
| PC29/CLK3/TIN2/BRGO2/CTS1/CLSN1 | AF2 ² | | |
| PC30/FCC2_UT8_TXD3/CLK2/TOUT1 | AE1 ² | | |
| PC31/CLK1/BRGO1 | AD1 ² | | |
| PD4/BRGO8/L1TSYNCD1/L1GNTD1/FCC3_RTS/SMRXD2 | AC28 ² | | |
| PD5/FCC1_UT16_TXD3/DONE1 | AD27 ² | | |
| PD6/FCC1_UT16_TXD4/DACK1 | AF29 ² | | |
| PD7/SMSYN1/FCC1_UTM_TXADDR3/FCC1_UTS_TXADDR3/ FCC2_UTM_TXADDR4/FCC1_TXCLAV2 | AF28 ² | | |
| PD8/SMRXD1/FCC2_UT_TXPRTY/BRGO5 | AG25 ² | | |
| PD9/SMTXD1/FCC2_UT_RXPRTY/BRGO3 | AH26 ² | | |
| PD10/L1CLKOB2/FCC2_UT8_RXD1/L1RSYNCB1/BRGO4 | AJ27 ² | | |
| PD11/L1RQB2/FCC2_UT8_RXD0/L1TSYNCB1/L1GNTB1 | AJ23 ² | | |
| PD12/SI1_L1ST2/L1RXDB1 | AG23 ² | | |
| PD13/SI1_L1ST1/L1TXDB1 | AJ22 ² | | |
| PD14/FCC1_UT16_RXD0/L1CLKOC2/I2CSCL | AE20 ² | | |
| PD15/FCC1_UT16_RXD1/L1RQC2/I2CSDA | AJ20 ² | | |
| PD16/FCC1_UT_TXPRTY/L1TSYNCC1/L1GNTC1/SPIMISO | AG18 ² | | |
| PD17/FCC1_UT_RXPRTY/BRGO2/SPIMOSI | AG17 ² | | |
| PD18/FCC1_UTM_RXADDR4/FCC1_UTS_RXADDR4/ FCC1_UTM_RXCLAV3/FCC2_UTM_RXADDR3/SPICLK | AF16 ² | | |
| PD19/FCC1_UTM_TXADDR4/FCC1_UTS_TXADDR4/ FCC1_UTM_TXCLAV3/FCC2_UTM_TXADDR3/SPISEL/BRGO1 | AH15 ² | | |
| PD20/RTS4/TENA4/FCC1_UT16_RXD2/L1RSYNCA2 | AJ14 ² | | |



Package Description

- ³ On PCI devices (MPC8265 and MPC8266) this pin should be used as CLKIN2. On non-PCI devices (MPC8260A and MPC8264) this is a spare pin that must be pulled down or left floating.
- ⁴ Must be pulled down or left floating.
- ⁵ On PCI devices (MPC8265 and MPC8266) this pin should be asserted if the PCI function is desired or pulled up or left floating if PCI is not desired. On non-PCI devices (MPC8260A and MPC8264) this is a spare pin that must be pulled up or left floating.
- ⁶ For information on how to use this pin, refer to *MPC8260 PowerQUICC II Thermal Resistor Guide* available at www.freescale.com.

5 Package Description

The following sections provide the package parameters and mechanical dimensions for the MPC826xA.

5.1 Package Parameters

Package parameters are provided in Table 22. The package type is a 37.5×37.5 mm, 480-lead TBGA.

| Parameter | Value |
|----------------------------------|--------------------------------|
| Package Outline | $37.5 \times 37.5 \text{ mm}$ |
| Interconnects | 480 (29 $	imes$ 29 ball array) |
| Pitch | 1.27 mm |
| Nominal unmounted package height | 1.55 mm |

Table 22. Package Parameters



Ordering Information

6 Ordering Information

Figure 16 provides an example of the Freescale part numbering nomenclature for the MPC826xA. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For more information, contact your local Freescale sales office.



Figure 16. Freescale Part Number Key

7 Document Revision History

Table 23 lists significant changes in each revision of this document.

| istory |
|--------|
| |

| Revision | Date | Substantive Changes |
|----------|---------|--------------------------------------|
| 2 | 06/2009 | Updated package values in Figure 16. |
| 1.1 | 02/2006 | Addition of Table 12. |
| 1.0 | 9/2005 | Document template update |





| Revision | Date | Substantive Changes |
|----------|---------|---|
| 0.9 | 8/2003 | Note: In revision 0.3, sp30 (Table 10) was changed. This change was not previously recorded in this "Document Revision History" Table. Removal of "HiP4 PowerQUICC II Documentation" table. These supplemental specifications have been replaced by revision 1 of the <i>MPC8260 PowerQUICC II™ Family Reference Manual</i>. Figure 1 and Section 1, "Features": Addition of MPC8255 notes Addition of Figure 2 Addition of VCCSYN to "Note: Core, PLL, and I/O Supply Voltages" following Table 2 Addition of note 1 to Table 3 Table 4: Changes to θ_{JA} and θ_{JB} and θ_{JC}. Addition of notes or modifications to Figure 6, Figure 7, and Figure 8 Table 9: Change of sp10. Addition of note 2 to Table 21 Table 21: Addition of FCC2 Rx and Tx [3,4] to CPM pins PD7, PD18, PD19, and PD29. Also, the addition of SPICLK to PC19. They are documented correctly in the parallel I/O ports chapter in the <i>MPC8260 PowerQUICC II™ Family Reference Manual</i> but had previously been omitted from Table 21. |
| 0.8 | 1/2003 | Table 2: Modification to supply voltage ranges reflected in notes 2, 3, and 4. Table 4: Addition of θ_{JB} and θ_{JC}. Table 7, Figure 8: Addition of sp42a/sp43a. Figure 3, Figure 4: Addition of note for FCC output. Figure 5, Figure 6, Figure 7: Addition of notes. Table 14, Table 17, and Table 19: Removal of PLL bypass mode from clock tables. |
| 0.7 | 5/2002 | Section 1, "Features": minimum supported core frequency of 150 MHz Section 1, "Features": updated performance values (under "Dual-issue integer core") Table 2: Note 2 (changes in italics): "less than or equal to 233 MHz, 166 MHz CPM" Table 2: Addition of note 3. |
| 0.6 | 3/2002 | Table 21: Modified notes to pins AE11 and AF25. |
| 0.5 | 3/2002 | Table 21: Modified notes to pins AE11 and AF25. Table 21: Addition of note to pins AA1 and AG4 (Therm0 and Therm1). |
| 0.4 | 2/2002 | Note 2 for Table 2 (changes in italics): "greater than <i>or equal to 266</i> MHz, <i>200</i> MHz CPM" Table 19: Core and bus frequency values for the following ranges of MODCK_HMODCK: 0011_000 to 0011_100 and 1011_000 to 1011_1000 Table 21: Notes added to pins at AE11, AF25, U5, and V4. |
| 0.3 | 11/2001 | Table 1: note 3 Section 2.1: Removal of "Warning" recommending use of bootstrap diodes. They are not needed. Table 9: Change to sp12. Table 10: Change to sp32. Note 2 for Table 16 and Table 17 Addition of note at beginning of Section 3.2 Note 1 for Table 18 and Table 19 Table 21: Additions to B27, C28, D25, D27, E26, G29, H26–28, N25, P29, AF25, AA25, AB27 |
| 0.2 | 11/2001 | Revision of Table 5, "Power Dissipation" Modifications to Figure 9, Table 2, Table 10, Table 11, and Table 18 Modification to pinout diagram, Figure 13 Additional revisions to text and figures throughout |
| 0.1 | 8/2001 | Table 8: Change to sp20/sp21. |
| 0 | _ | Initial version |