E·X F Renesas Electronics America Inc - <u>UPD70F3792F1-CAH-A</u> Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	V850ES
Core Size	32-Bit Single-Core
Speed	20MHz
Connectivity	CSI, EBI/EMI, I ² C, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	83
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	121-LFBGA
Supplier Device Package	121-LFBGA (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3792f1-cah-a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.5 Pin Configuration (Top View)

100-pin plastic LQFP (14 \times 20) μ PD70F3737GF-GAS-AX^{Note} μ PD70F3738GF-GAS-AX^{Note}

Note Under development



3.4.2 Memory map

The areas shown below are reserved in the V850ES/JG3-L.



Figure 3-2. Data Memory Map (Physical Addresses)

(7) Port 0 function register (PF0)

		6	5	4	3	2	1	0
PF0	0	PF06	PF05	PF04	PF03	PF02	0	0
	PF0n	Specificatio	Specification of normal output (CMOS output) or N-ch open-drain output (n = 2 to 6)					(n = 2 to 6)
Γ	0	Normal ou	Normal output (CMOS output)					
	1	N-ch oper	N-ch open-drain output					

(2) Port 1 mode register (PM1)

After res	set: FFH	R/W	Address: F	FFFFF422H					
	7	6	5	4	3	2	1	0	-
PM1	1	1	1	1	1	1	PM11	PM10	
	PM1n		I/O mode control (n = 0, 1)						
	0	Output m	Output mode						
	1	Input moc	Input mode						
(PI 2. Wł pir	 Input mode Cautions 1. When using P1n as the alternate function (ANOn pin output), specify the input mode (PM1n bit = 1). When using one of the P10 and P11 pins as an I/O port and the other as a D/A output pin, do so in an application where the port I/O level does not change during D/A output. 								



Figure 4-25. Block Diagram of Type U-9



Figure 4-33. Block Diagram of Type AA-1

(b) 8-bit data bus width (1/2)

32-bit data is transmitted/received via an 8-bit bus. Therefore, the data is transmitted/received in four accesses. The data is transmitted/received to/from the specified even/odd address of the external data bus.



/(2) Anytime write and batch write

The TPnCCR0 and TPnCCR1 registers can be written even while TMPn is operating (that is, while the TPnCTL0.TPnCE bit is 1), but the way the CCR0 and CCR1 buffer registers are written differs depending on the mode. The two writing methods are anytime write and batch write.

(a) Anytime write

This writing method is used to transfer data from the TPnCCR0 and TPnCCR1 registers to the CCR0 and CCR1 buffer registers any time while TMPn is operating.





(c) Notes on rewriting TPnCCR0 register

When rewriting the value of the TPnCCR0 register to a smaller value, stop counting first and then change the set value.

If the value of the TPnCCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



Figure 7-12. Rewriting TPnCCR0 Register

If the value of the TPnCCR0 register is changed from D₁ to D₂ while the counter value is greater than D₂ but less than D₁, the TPnCCR0 register value is transferred to the CCR0 buffer register as soon as the register has been rewritten. Consequently, the value that is compared with the 16-bit counter value is D₂. Because the counter value has already exceeded D₂, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the counter value matches D₂, the INTTPnCC0 signal is generated and the output of the TOPn0 pin is inverted.

Therefore, the INTTPnCC0 signal may not be generated at the interval " $(D_1 + 1) \times Count$ clock cycle" or " $(D_2 + 1) \times Count$ clock cycle" as originally expected, but instead may be generated at an interval of " $(10000H + D_2 + 1) \times Count$ clock cycle".





(e) Clearing the overflow flag (TPnOVF)

The overflow flag (TPnOVF) can be cleared to 0 by reading the TPnOVF bit and, if its value is 1, either clearing the bit to 0 by using the CLR1 instruction or by writing 8-bit data (with bit 0 as 0) to the TPnOPT0 register.

When the TQ0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter increments each time the valid edge of the external event count input is detected, and the value of the TQ0CCR0 register is transferred to the CCR0 buffer register.

When the value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, and a compare match interrupt request signal (INTTQ0CC0) is generated.

The INTTQ0CC0 signal is generated each time the valid edge of the external event count input has been detected the specified number of times (that is, the value of the TQ0CCR0 register + 1).











Figure 8-41. Timing and Processing of Operations in One-Shot Pulse Output Mode (2/2)

14.5.2 Conversion timing



Figure 14-3. Conversion Timing (Continuous Conversion)



Figure 14-5. Example of Timing in Continuous Scan Mode (ADA0S Register = 03H) (1/2)

18.8 Baud Rate Generator

The BRG1 to BRG3 and CSIB0 to CSIB4 baud rate generators are connected as shown in the following block diagram.





(1) Prescaler mode registers 1 to 3 (PRSM1 to PRSM3)

The PRSM1 to PRSM3 registers control generation of the baud rate signal for CSIBn. These registers can be read or written in 8-bit or 1-bit units.

Reset sets these registers to 00H.

PRSMm	7	6	5	<4>	3	2	1	0
(4 0)	0	0	0	BGCEm	0	0	BGCSm1	-
(m = 1 to 3)								
	BGCEm			Ва	ud rate ou	tput		
	0	Disabled						
	1	Enabled						
	BGCSm1	BGCSm0 Input clock selection (fBGCSm) Setting val						etting value (F
	0	0	fxx 0					
	0	1	fxx/2					1
	1	0	fxx/4					2
	1	1	fxx/8					3

21.6 Multiple Interrupt Servicing Control

In multiple interrupt servicing control, the servicing of an interrupt is stopped if an interrupt request signal that has a higher priority level is generated. The higher priority interrupt request signal is then acknowledged and the interrupt is serviced.

If an interrupt request signal with a lower or equal priority level is generated while an interrupt is being serviced, the newly generated interrupt request signal will be held pending.

Multiple interrupt servicing control is performed when interrupts are enabled (PSW.ID bit = 0). Even in an interrupt service routine, multiple interrupt control must be performed while interrupts are enabled (ID bit = 0). If a maskable interrupt or software exception occurs in a maskable interrupt or software exception service program, EIPC and EIPSW must be saved.

The following example shows the procedure for servicing multiple interrupts.

(1) To acknowledge maskable interrupt request signals in a service program

Service program for maskable interrupt or exception

 EIPC saved to memory or register 	
 EIPSW saved to memory or register 	
 El instruction (enables interrupt acknowledgment) 	
	←Acknowledges maskable interrupt
 DI instruction (disables interrupt acknowledgment) 	
 Saved value restored to EIPSW 	
 Saved value restored to EIPC 	
RETI instruction	
	J

CHAPTER 27 CRC FUNCTION

27.1 Functions

- Generation of CRC (Cyclic Redundancy Check) code for detecting errors in communication data
- Generation of CRC code for detecting errors in data blocks
- Generation of 16-bit CRC code using a CRC-CCITT (X¹⁶ + X¹² + X⁵ + 1) generation polynomial for blocks of data of any length in 8-bit units
- CRC code is set to the CRC data register each time 1-byte data is transferred to the CRCIN register, after the initial value is set to the CRCD register.

27.2 Configuration

The CRC function includes the following hardware.

Table 27-1. CRC Configuration

Item	Configuration			
Control registers	CRC input register (CRCIN)			
	CRC data register (CRCD)			

Figure 27-1. Block Diagram of CRC Function



31.2.4 Cautions

(1) Handling of device that was used for debugging

Do not mount a device that was used for debugging on a mass-produced product, because the flash memory was rewritten during debugging and the number of rewrites of the flash memory cannot be guaranteed. Moreover, do not embed the debug monitor program into mass-produced products.

(2) When breaks cannot be executed

Forced breaks cannot be executed if one of the following conditions is satisfied.

- Interrupts are disabled (DI)
- Interrupts issued for the serial interface, which is used for communication between MINICUBE2 and the target device, are masked
- Standby mode is entered while standby release by a maskable interrupt is prohibited
- Mode for communication between MINICUBE2 and the target device is UARTA0, and the main clock has been stopped

(3) When pseudo real-time RAM monitor (RRM) function and DMM function do not operate

The pseudo RRM function and DMM function do not operate if one of the following conditions is satisfied.

- Interrupts are disabled (DI)
- Interrupts issued for the serial interface, which is used for communication between MINICUBE2 and the target device, are masked
- Standby mode is entered while standby release by a maskable interrupt is prohibited
- Mode for communication between MINICUBE2 and the target device is UARTA0, and the main clock has been stopped
- Mode for communication between MINICUBE2 and the target device is UARTA0, and a clock different from the one specified in the debugger is used for communication
- (4) Standby release with pseudo RRM and DMM functions enabled

The standby mode is released by the pseudo RRM function and DMM function if one of the following conditions is satisfied.

- Mode for communication between MINICUBE2 and the target device is CSIB0 or CSIB3
- Mode for communication between MINICUBE2 and the target device is UARTA0, and the main clock has been supplied.
- (5) Writing to peripheral I/O registers that require a specific sequence, using DMM function Peripheral I/O registers that require a specific sequence cannot be written by using the DMM function.
- (6) Flash self programming

If the space where the debug monitor program is allocated is rewritten by flash self programming, the debugger can no longer operate normally.

(7) On-chip debugging can be used when the supply voltage (VDD) is in a range of 2.7 to 3.6 V. It cannot be used at less than 2.7 V.

A.7 Flash Memory Writing Tools

	Flashpro IV (part number: PG-FP4) Flashpro V (part number: PG-FP5) Flash memory programmer	Flash memory programmer dedicated to microcontrollers with internal flash memory.
	QB-MINI2 (MINICUBE2)	On-chip debug emulator with programming function.
	FA-100GC-UEU-B FA-100GF-GAS-B Flash memory writing adapter	 Flash memory writing adapter used connected to the Flashpro IV, Flashpro V, etc. (not wired). FA-100GC-UEU-B: 100-pin plastic LQFP (GC-UEU type) FA-100GF-GAS-B: 100-pin plastic LQFP (GF-GAS type)
<r> <r></r></r>	FA-70F3738GC-UEU-RX FA-70F3738GF-GAS-RX FA-70F3738F1-CAH-RX FA-70F3793F1-CAH-RX (Tentative name : Under development) FA-70F3793GC-UEU-RX (Tentative name : Under development) Flash memory writing adapter	 Flash memory writing adapter used connected to the Flashpro IV, Flashpro V, etc. (already wired). FA-70F3738GC-UEU-RX: 100-pin plastic LQFP (GC-UEU type) FA-70F3738GF-GAS-RX: 100-pin plastic LQFP (GF-GAS type) FA-70F3738F1-CAH-RX: 121-pin plastic FBGA (F1-CAH type of μ PD70F3737, 70F3738) FA-70F3793F1-CAH-RX (Tentative name : Under development): 121-pin plastic FBGA (F1-CAH type of μ PD70F3792, 70F3793) FA-70F3793GC-UEU-RX (Tentative name : Under development): 100-pin plastic LQFP (GC-UEU type of μ PD70F3792, 70F3793)

Remark FA-100GC-UEU-B, FA-100GF-GAS-B, FA-70F3738GC-UEU-RX, FA-70F3738GF-GAS-RX, FA-70F3738F1-CAH-RX, FA-70F3793F1-CAH-RX and FA-70F3793GC-UEU-RX are products of Naito Densei Machida Mfg. Co., Ltd.

TEL: +81-42-750-4172