



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	54770
Number of Logic Elements/Cells	150000
Total RAM Bits	10907648
Number of I/O	284
Number of Gates	-
Voltage - Supply	0.9V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	780-BBGA, FCBGA
Supplier Device Package	780-FBGA, FC (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/intel/10cx150yf780i5g

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Contents**

el® Cyclone® 10 GX Device Datasheet	
Electrical Characteristics	
Operating Conditions	
Switching Characteristics	
Transceiver Performance Specifications	
Core Performance Specifications	2
Periphery Performance Specifications	
Configuration Specifications	
POR Specifications	
JTAG Configuration Timing	4
FPP Configuration Timing	
AS Configuration Timing	4
DCLK Frequency Specification in the AS Configuration Scheme	5
PS Configuration Timing	5
Initialization	5
Configuration Files	5
Minimum Configuration Time Estimation	5
Remote System Upgrades	5
User Watchdog Internal Circuitry Timing Specifications	5
I/O Timing	5
Programmable IOE Delay	5
Glossary	
Document Revision History for the Intel Cyclone 10 GX Device Datasheet	€



This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Intel® Cyclone® 10 GX devices.

Intel Cyclone 10 GX devices are offered in extended and industrial grades. Extended devices are offered in -E5 (fastest) and - E6 speed grades. Industrial grade devices are offered in the -I5 and -I6 speed grades.

#### **Related Information**

Intel Cyclone 10 GX Device Overview

Provides more information about the densities and packages in the Intel Cyclone 10 GX devices.

### **Electrical Characteristics**

The following sections describe the operating conditions and power consumption of Intel Cyclone 10 GX devices.

# **Operating Conditions**

Intel Cyclone 10 GX devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Intel Cyclone 10 GX devices, you must consider the operating requirements described in this section.

# **Absolute Maximum Ratings**

This section defines the maximum operating conditions for Intel Cyclone 10 GX devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

#### Caution:

Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered



Symbol	Description	Condition	Minimum <sup>(8)</sup>	Typical	Maximum <sup>(8)</sup>	Unit
		1.2 V	1.14	1.2	1.26	V
V <sub>CCERAM</sub>	Embedded memory power supply	0.9 V	0.87	0.9	0.93	V
V <sub>CCBAT</sub> <sup>(9)</sup>	Battery back-up power supply	1.8 V	1.71	1.8	1.89	V
	Power supply for programmable power technology and I/O pre-driver  I/O buffers power supply	1.2 V	1.14	1.2	1.26	V
V <sub>CCPT</sub>		1.8 V	1.71	1.8	1.89	V
V <sub>CCIO</sub>	I/O buffers power supply	3.0 V (for 3 V I/O only)	2.85	3.0	3.15	V
		2.5 V (for 3 V I/O only)	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V	(10)	1.35	(10)	V
		1.25 V	1.19	1.25	1.31	V
		1.2 V	(10)	1.2	(10)	V
V <sub>CCA_PLL</sub>	PLL analog voltage regulator power supply	_	1.71	1.8	1.89	V
V <sub>REFP_ADC</sub>	Precision voltage reference for voltage sensor	-	1.2475	1.25	1.2525	V
					co	ntinued

<sup>(8)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

 $<sup>^{(9)}</sup>$  If you do not use the design security feature in Intel Cyclone 10 GX devices, connect  $V_{CCBAT}$  to a 1.5-V to 1.8-V power supply. Intel Cyclone 10 GX power-on reset (POR) circuitry monitors  $V_{CCBAT}$ . Intel Cyclone 10 GX devices do not exit POR if  $V_{CCBAT}$  is not powered up.

 $<sup>^{(10)}</sup>$  For minimum and maximum voltage values, refer to the I/O Standard Specifications section.



Symbol	Description	Condition	Minimum (14)	Typical	Maximum <sup>(14)</sup>	Unit
		Backplane ≤ 6.6 Gbps				
		Chip-to-chip ≤ 11.3 Gbps	0.92	0.95	0.98	V
V <sub>CCR_GXB[L1][C,D]</sub>	Receiver power supply	Chip-to-chip ≤ 12.5 Gbps Or Backplane ≤ 6.6 Gbps	1.0	1.03	1.06	V
		Chip-to-chip ≤ 11.3 Gbps	0.92	0.95	0.98	V
V <sub>CCH_GXBL</sub>	Transceiver output buffer power supply	_	1.710	1.8	1.890	V

#### **Related Information**

- Transceiver Performance for Intel Cyclone 10 GX Devices on page 21
- Intel Cyclone 10 GX Pin Connection Guidelines

#### **DC Characteristics**

# **Supply Current and Power Consumption**

Intel offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Intel Quartus® Prime Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

<sup>(14)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements.

Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



# **Switching Characteristics**

This section provides the performance characteristics of Intel Cyclone 10 GX core and periphery blocks for extended grade devices.

# **Transceiver Performance Specifications**

# **Transceiver Performance for Intel Cyclone 10 GX Devices**

**Table 18.** Transmitter and Receiver Data Rate Performance

Symbol/Description	Condition	Datarate	Unit
	Maximum data rate $V_{CCR\_GXB} = V_{CCT\_GXB} = 1.03 \text{ V}$	12.5	Gbps
Chip-to-Chip (29)	Maximum data rate $V_{CCR\_GXB} = V_{CCT\_GXB} = 0.95 \text{ V}$	11.3	Gbps
	Minimum Data Rate	1.0 (30)	Gbps
Backplane	Maximum data rate $V_{CCR\_GXB} = V_{CCT\_GXB} = 1.03 \text{ V}$	6.6	Gbps
	Minimum Data Rate	1.0 (30)	Gbps

Table 19. ATX PLL and Fractional PLL (fPLL) Performance

Symbol/Description	Condition	Frequency	Unit
Supported Output Frequency	Maximum Frequency	6.25	GHz
Supported Output Frequency	Minimum Frequency	500	MHz

<sup>(29)</sup> Chip-to-chip links are applications with short reach channels.

<sup>(30)</sup> Intel Cyclone 10 GX transceivers can support data rates down to 125 Mbps with over sampling. You must create your own over sampling logic.

## C10GX51002 | 2018.06.15



Symbol/Description	Condition	Min	Тур	Max	Unit
Input Reference Clock Frequency (CMU PLL)		61	_	800	MHz
Input Reference Clock Frequency (ATX PLL)		100	_	800	MHz
Input Reference Clock Frequency (fPLL PLL)		25 <sup>(32)</sup> / 50	_	800	MHz
Rise time	20% to 80%	_	_	400	ps
Fall time	80% to 20%	_	_	400	ps
Duty cycle	_	45	_	55	%
Spread-spectrum modulating clock frequency	PCIe	30	_	33	kHz
Spread-spectrum downspread	PCIe	_	0 to -0.5	_	%
On-chip termination resistors	-	_	100	_	Ω
Absolute V <sub>MAX</sub>	Dedicated reference clock pin	_	_	1.6	V
	RX pin as a reference clock	_	_	1.2	V
Absolute V <sub>MIN</sub>	-	-0.4	_	_	V
Peak-to-peak differential input voltage	_	200	_	1600	mV
V <sub>ICM</sub> (AC coupled)	V <sub>CCR_GXB</sub> = 0.95 V	_	0.95	_	V
	V <sub>CCR_GXB</sub> = 1.03 V	_	1.03	_	V
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for PCIe reference clock	250	_	550	mV
Transmitter REFCLK Phase Noise (622 MHz) (33)	100 Hz	_	_	-70	dBc/Hz
	1 kHz	_	_	-90	dBc/Hz
				•	continued

<sup>(32) 25</sup> MHz is for HDMI applications only.

<sup>(33)</sup> To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f (MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).



**Table 25.** Receiver Specifications

Symbol/Description	Condition	Min	Тур	Max	Unit	
Supported I/O Standards	_	High Speed Differential I/O, CML , Differential LVPECL , and LVDS <sup>(35)</sup>				
Absolute V <sub>MAX</sub> for a receiver pin <sup>(36)</sup>	_	_	_	1.2	V	
Absolute V <sub>MIN</sub> for a receiver pin <sup>(37)</sup>	_	-0.4	_	_	V	
Maximum peak-to-peak differential input voltage $V_{\rm ID}$ (diff p-p) before device configuration	-	-	_	1.6	V	
Maximum peak-to-peak differential input voltage	V <sub>CCR_GXB</sub> = 0.95 V	_	_	2.4	V	
V <sub>ID</sub> (diff p-p) after device configuration	V <sub>CCR_GXB</sub> = 1.03 V	_	_	2.0	V	
Minimum differential eye opening at receiver serial input pins (38)	-	50	-	_	mV	
Differential on-chip	85-Ω setting	_	85 ± 30%	_	Ω	
termination resistors	100-Ω setting	_	100 ± 30%	_	Ω	
V <sub>ICM</sub> (AC and DC coupled)	V <sub>CCR_GXB</sub> = 0.95 V	_	600	_	mV	
(39)	V <sub>CCR_GXB</sub> = 1.03 V	_	700	_	mV	
					continued	

<sup>(35)</sup> CML, Differential LVPECL, and LVDS are only used on AC coupled links.

<sup>(36)</sup> The device cannot tolerate prolonged operation at this absolute maximum.

<sup>(37)</sup> The device cannot tolerate prolonged operation at this absolute minimum.

<sup>(38)</sup> The differential eye opening specification at the receiver input pins assumes that Receiver Equalization is disabled. If you enable Receiver Equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

<sup>(39)</sup> Intel Cyclone 10 GX devices support DC coupling to other Intel Cyclone 10 GX devices and other devices with a transmitter that has matching common mode voltage.

## C10GX51002 | 2018.06.15



Symbol/Description	Condition	Min	Тур	Max	Unit
	100-Ω setting	_	100 ± 20%	_	Ω
V <sub>OCM</sub> (AC coupled)	V <sub>CCT_GXB</sub> = 0.95 V	_	450	_	mV
V <sub>OCM</sub> (Ac coupled)	V <sub>CCT_GXB</sub> = 1.03 V	ı	500	_	mV
)/ (DC	V <sub>CCT_GXB</sub> = 0.95 V	_	450	_	mV
V <sub>OCM</sub> (DC coupled)	V <sub>CCT_GXB</sub> = 1.03 V	ı	500	_	mV
Rise time (45)	20% to 80%	20	_	130	ps
Fall time (45)	80% to 20%	20	_	130	ps
Intra-differential pair skew	TX V <sub>CM</sub> = 0.5 V and slew rate setting of SLEW_R5 <sup>(46)</sup>	_	_	15	ps

# **Table 27.** Typical Transmitter V<sub>OD</sub> Settings

Symbol	V <sub>OD</sub> Setting	V <sub>OD</sub> -to-V <sub>CCT_GXB</sub> Ratio
	31	1.00
	30	0.97
	29	0.93
	28	0.90
V differential value V to V makin v V	27	0.87
$V_{OD}$ differential value = $V_{OD}$ -to- $V_{CCT\_GXB}$ ratio x $V_{CCT\_GXB}$	26	0.83
	25	0.80
	24	0.77
	23	0.73
	22	0.70
		continued

<sup>(45)</sup> The Intel Quartus Prime software automatically selects the appropriate slew rate depending on the design configurations.

<sup>(46)</sup> SLEW\_R1 is the slowest and SLEW\_R5 is the fastest. SLEW\_R6 and SLEW\_R7 are not used.



# **Core Performance Specifications**

# **Clock Tree Specifications**

# Table 29. Clock Tree Performance for Intel Cyclone 10 GX Devices

Parameter	Performance (All Speed Grades)	Unit
Global clock, regional clock, and small periphery clock	644	MHz
Large periphery clock	525	MHz

# **PLL Specifications**

#### **Fractional PLL Specifications**

Table 30. Fractional PLL Specifications for Intel Cyclone 10 GX Devices

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>IN</sub>	Input clock frequency	_	30	_	800 (49)	MHz
f <sub>INPFD</sub>	Input clock frequency to the phase frequency detector (PFD)	_	30	_	700	MHz
f <sub>CASC_INPFD</sub>	Input clock frequency to the PFD of destination cascade PLL	_	30	_	60	MHz
f <sub>VCO</sub>	PLL voltage-controlled oscillator (VCO) operating range	_	6	_	12.5	GHz
t <sub>EINDUTY</sub>	Input clock duty cycle	_	45	_	55	%
f <sub>OUT</sub>	Output frequency for internal global or regional clock	_	_	_	644	MHz
f <sub>DYCONFIGCLK</sub>	Dynamic configuration clock for reconfig_clk	_	_	_	100	MHz
		<b>'</b>	·	'	1	continued

<sup>(49)</sup> This specification is limited by the I/O maximum frequency. The maximum achievable I/O frequency is different for each I/O standard and is depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
t <sub>LOCK</sub>	Time required to lock from end-of-device configuration or deassertion of pll_powerdown	_	_	_	1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	_	1	ms
f <sub>CLBW</sub>	PLL closed-loop bandwidth	_	0.3	_	4	MHz
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	_	_	_	50	ps
t <sub>ARESET</sub>	Minimum pulse width on the pll_powerdown signal	_	10	_	_	ns
t <sub>INCCJ</sub> (50)(51)	Input clock cycle-to-cycle jitter	F <sub>REF</sub> ≥ 100 MHz	_	_	0.13	UI (p-p)
		F <sub>REF</sub> < 100 MHz	_	_	650	ps (p-p)
t <sub>OUTPJ</sub> <sup>(52)</sup>	Period jitter for clock output	F <sub>OUT</sub> ≥ 100 MHz	_	_	600	ps (p-p)
		F <sub>OUT</sub> < 100 MHz	_	_	60	mUI (p-p)
t <sub>OUTCCJ</sub> (52)	Cycle-to-cycle jitter for clock output	F <sub>OUT</sub> ≥ 100 MHz	_	_	600	ps (p-p)
		F <sub>OUT</sub> < 100 MHz	_	_	60	mUI (p-p)
dK <sub>BIT</sub>	Bit number of Delta Sigma Modulator (DSM)	_	_	32	_	bit

#### **Related Information**

Memory Output Clock Jitter Specifications on page 43

Provides more information about the external memory interface clock output jitter specifications.

<sup>(50)</sup> A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

<sup>(51)</sup>  $F_{REF}$  is  $f_{IN}/N$ , specification applies when N = 1.

<sup>(52)</sup> External memory interface clock output jitter specifications use a different measurement method, which are available in Memory Output Clock Jitter Specification for Intel Cyclone 10 GX Devices table.



Memory Block Performance Specifications for Intel Cyclone 10 GX Devices Table 33.

Memory	Mode	Performance				
		-E5, -I5	-E6	-16	Unit	
MLAB	Single port, all supported widths (×16/×32)	570	490	490	MHz	
	Simple dual-port, all supported widths (×16/×32)	570	490	490	MHz	
	Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths	400	330	330	MHz	
	ROM, all supported width (×16/×32)	570	490	490	MHz	
M20K Block	Single-port, all supported widths	625	530	510	MHz	
	Simple dual-port, all supported widths	625	530	510	MHz	
	Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths	470	410	410	MHz	
	Simple dual-port with ECC enabled, 512 × 32	410	360	360	MHz	
	Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32	520	470	470	MHz	
	True dual port, all supported widths	600	480	480	MHz	
	ROM, all supported widths	625	530	510	MHz	

# **Temperature Sensing Diode Specifications**

# **Internal Temperature Sensing Diode Specifications**

#### Table 34. Internal Temperature Sensing Diode Specifications for Intel Cyclone 10 GX Devices

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution
-40 to 100°C	±5°C	No	1 MHz	< 5 ms	10 bits

### **Related Information**

Transfer Function for Internal TSD

Provides the transfer function for the internal TSD.

#### C10GX51002 | 2018.06.15



Symbol		Condition		-E5, -I5	;		-E6, -I6	<b>5</b>	Unit
			Min	Тур	Max	Min	Тур	Max	
Transmitter	True Differential I/O Standards -	SERDES factor J = 4 to 10 (60)(61)(62)	(62)	_	1434	(62)	_	1250	Mbps
	f <sub>HSDR</sub> (data rate)	SERDES factor J = 3 (60)(61)(62)	(62)	_	1076	(62)	_	938	Mbps
		SERDES factor J = 2, uses DDR registers	(62)	_	275 <sup>(63)</sup>	(62)	_	250 <sup>(63)</sup>	Mbps
		SERDES factor J = 1, uses DDR registers	(62)	_	275 (63)	(62)	_	250 (63)	Mbps
	Differential I/O	Total jitter for data rate, 600 Mbps – 1.6 Gbps	_	_	200	_	_	250	ps
	Standards	Total jitter for data rate, < 600 Mbps	_	_	0.12	_	_	0.15	UI
	t <sub>DUTY</sub> (64)	TX output clock duty cycle for Differential I/O Standards	45	50	55	45	50	55	%
	t <sub>RISE &amp;</sub> & t <sub>FALL</sub> (61) (65)	True Differential I/O Standards	_	_	180	_	_	200	ps
				•	•	•	•	со	ntinued

<sup>(59)</sup> Requires package skew compensation with PCB trace length.

The  $F_{max}$  specification is based on the fast clock used for serial data. The interface  $F_{max}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

<sup>(61)</sup> The  $V_{CC}$  and  $V_{CCP}$  must be on a combined power layer and a maximum load of 5 pF for chip-to-chip interface.

<sup>(62)</sup> The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and serializer do not have a minimum toggle rate.

<sup>(63)</sup> The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency ( $f_{OUT}$ ) provided you can close the design timing and the signal integrity meets the interface requirements.

<sup>(64)</sup> Not applicable for DIVCLK = 1.



Memory Standard	Rate Support	Speed Grade	Ping Pong PHY	Maximum Fre	equency (MHz)
			Support	I/O Bank	3 V I/O Bank
			_	933	333
DDR3L SDRAM	Half rate	-5	Yes	533	225
			_	533	225
		-6	Yes	466	166
			_	466	166
	Quarter rate	-5	Yes	933	450
			_	933	450
		-6	Yes	933	333
			_	933	333
LPDDR3 SDRAM	Half rate	-5	_	400	225
		-6	_	333	166
	Quarter rate	-5	_	800	450
		-6	_	666	333

#### **Related Information**

External Memory Interface Spec Estimator

Provides the specific details of the memory standards supported.

# **DLL Range Specifications**

#### **DLL Frequency Range Specifications for Intel Cyclone 10 GX Devices** Table 41.

Intel Cyclone 10 GX devices support memory interface frequencies lower than 600 MHz, although the reference clock that feeds the DLL must be at least 600 MHz. To support interfaces below 600 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range.

Parameter	Performance (for All Speed Grades)	Unit
DLL operating frequency range	600 - 1333	MHz



# **JTAG Configuration Timing**

Table 46. JTAG Timing Parameters and Values for Intel Cyclone 10 GX Devices

Symbol	Description	Min	Max	Unit
t <sub>JCP</sub>	TCK clock period	30, 167 <sup>(69)</sup>	_	ns
t <sub>JCH</sub>	TCK clock high time	14	_	ns
t <sub>JCL</sub>	TCK clock low time	14	_	ns
t <sub>JPSU (TDI)</sub>	TDI JTAG port setup time	2	_	ns
t <sub>JPSU (TMS)</sub>	TMS JTAG port setup time	3	_	ns
t <sub>JPH</sub>	JTAG port hold time	5	_	ns
t <sub>JPCO</sub>	JTAG port clock to output	_	11	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output	_	14	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance	_	14	ns

# **FPP Configuration Timing**

# DCLK-to-DATA[] Ratio (r) for FPP Configuration

Fast passive parallel (FPP) configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the DATA[] rate in byte per second (Bps) or word per second (Wps). For example, in FPP  $\times 16$  where the r is 2, the DCLK frequency must be 2 times the DATA[] rate in Wps.

<sup>(69)</sup> The minimum TCK clock period is 167 ns if  $V_{CCBAT}$  is within the range 1.2 V – 1.5 V when you perform the volatile key programming.

#### C10GX51002 | 2018.06.15



Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CK</sub> <sup>(72)</sup>	nCONFIG high to first rising edge on DCLK	3,010	_	μs
t <sub>ST2CK</sub> (72)	nSTATUS high to first rising edge of DCLK	10	_	μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	_	ns
t <sub>CH</sub>	DCLK high time	0.45 × 1/f <sub>MAX</sub>	_	S
t <sub>CL</sub>	DCLK low time	0.45 × 1/f <sub>MAX</sub>	_	S
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	_	S
f <sub>MAX</sub>	DCLK frequency (FPP ×8/×16/×32)	_	100	MHz
t <sub>CD2UM</sub>	CONF_DONE high to user mode (73)	175	830	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	-	-
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>CD2CU</sub> + (600 × CLKUSR period)	_	_

#### **Related Information**

**FPP Configuration Timing** 

Provides the FPP configuration timing waveforms.

<sup>(71)</sup> This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

<sup>(72)</sup> If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

<sup>(73)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.



# FPP Configuration Timing when DCLK-to-DATA[] >1

# Table 49. FPP Timing Parameters When the DCLK-to-DATA[] Ratio is >1 for Intel Cyclone 10 GX Devices

Use these timing parameters when you use the decompression and design security features.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	480	1,440	ns
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	320	960	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2	_	μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	3,000 (74)	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	_	3,000 (74)	μs
t <sub>CF2CK</sub> <sup>(75)</sup>	nCONFIG high to first rising edge on DCLK	3,010	_	μs
t <sub>ST2CK</sub> <sup>(75)</sup>	nSTATUS high to first rising edge of DCLK	10	_	μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	N-1/f <sub>DCLK</sub> <sup>(76)</sup>	_	S
t <sub>CH</sub>	DCLK high time	0.45 × 1/f <sub>MAX</sub>	_	s
t <sub>CL</sub>	DCLK low time	0.45 × 1/f <sub>MAX</sub>	_	S
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	_	S
f <sub>MAX</sub>	DCLK frequency (FPP ×8/×16/×32)	_	100	MHz
t <sub>R</sub>	Input rise time	_	40	ns
t <sub>F</sub>	Input fall time	_	40	ns
				continued

<sup>(74)</sup> You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

 $<sup>^{(75)}</sup>$  If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

 $<sup>^{(76)}</sup>$  N is the DCLK-to-DATA ratio and  $f_{DCLK}$  is the DCLK frequency the system is operating.



### Table 54. Configuration Bit Stream Sizes for Intel Cyclone 10 GX Devices

Use this table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.


For the different types of configuration file and file sizes, refer to the Intel Quartus Prime software. However, for a specific version of the Intel Quartus Prime software, any design targeted for the same device has the same uncompressed configuration file size.

I/O configuration shift register (IOCSR) is a long shift register that facilitates the device I/O peripheral settings. The IOCSR bit stream is part of the uncompressed configuration bit stream, and it is specifically for the Configuration via Protocol (CvP) feature.

Uncompressed configuration bit stream sizes are subject to change for improvements and optimizations in the configuration algorithm.

Variant	Product Line	Uncompressed Configuration Bit Stream Size (bits)	IOCSR Bit Stream Size (bits)	Recommended EPCQ-L Serial Configuration Device
Intel Cyclone 10 GX	GX 085	81,923,582	2,507,264	EPCQ-L256 or higher density
	GX 105	81,923,582	2,507,264	EPCQ-L256 or higher density
	GX 150	81,923,582	2,507,264	EPCQ-L256 or higher density
	GX 220	81,923,582	2,507,264	EPCQ-L256 or higher density







Term	Definition			
			V	<u>CCIO</u>
				<del></del> 
	V <sub>OH</sub>		V IH(AC)	
			V IH(DC)	<del></del>
		V REF	V <sub>IL(DC)</sub>	<del></del>
			V <sub>IL(AC)</sub>	
	V <sub>0L</sub>	\/		
				V <sub>ss</sub>
t <sub>C</sub>	High-speed receiver/to	ransmitter input and o	utput clock period.	
TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).			
t <sub>DUTY</sub>	High-speed I/O block-	-Duty cycle on high-sp	eed transmitter outpu	t clock.
t <sub>FALL</sub>	Signal high-to-low tra	nsition time (80–20%)		
t <sub>INCC</sub>	Cycle-to-cycle jitter to	lerance on the PLL clo	ck input	
t <sub>OUTPJ_IO</sub>	Period jitter on the GP	IO driven by a PLL		
t <sub>OUTPJ_DC</sub>	Period jitter on the de	dicated clock output d	riven by a PLL	
t <sub>RISE</sub>	Signal low-to-high tra	nsition time (20–80%)		
Timing Unit Interval (TUI)			ation delays, and the cultiplication Factor) =	
V <sub>CM(DC)</sub>	DC Common mode inp	out voltage.		
V <sub>ICM</sub>	Input Common mode	voltage—The common	mode of the differenti	al signal at the receiver.
V <sub>ID</sub>	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.			
V <sub>DIF(AC)</sub>	AC differential input v	oltage—Minimum AC ii	nput differential voltag	e required for switching.
V <sub>DIF(DC)</sub>	DC differential input voltage— Minimum DC input differential voltage required for switching.			
V <sub>IH</sub>	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.			
	<u>'</u>			continued



Term	Definition
V <sub>IH(AC)</sub>	High-level AC input voltage
V <sub>IH(DC)</sub>	High-level DC input voltage
$V_{\mathrm{IL}}$	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
V <sub>IL(AC)</sub>	Low-level AC input voltage
V <sub>IL(DC)</sub>	Low-level DC input voltage
V <sub>OCM</sub>	Output Common mode voltage—The common mode of the differential signal at the transmitter.
V <sub>OD</sub>	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter.
V <sub>SWING</sub>	Differential input voltage
V <sub>IX</sub>	Input differential cross point voltage
V <sub>OX</sub>	Output differential cross point voltage
W	High-speed I/O block—Clock Boost Factor

# **Document Revision History for the Intel Cyclone 10 GX Device Datasheet**

Document Version	Changes
2018.06.15	<ul> <li>Added Intel Cyclone 10 GX Devices Overshoot Duration figure and description.</li> <li>Added a link in the OCT Calibration Accuracy Specifications section.</li> <li>Removed Equation for OCT Variation Without Recalibration.</li> <li>Updated the note to CLKUSR in the Initialization Clock Source Option and the Maximum Frequency for Intel Cyclone 10 GX Devices table.</li> <li>Updated the I/O Timing section on the I/O timing information generation guidelines.</li> <li>Updated the description and maximum offset values in the IOE Programmable Delay for Intel Cyclone 10 GX Devices table.</li> </ul>
2018.04.06	Added notes to I <sub>OUT</sub> specification in the <i>Absolute Maximum Ratings for Intel Cyclone 10 GX Devices</i> table.