# E·XFL

## Intel - 10CX220YF672E5G Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	80330
Number of Logic Elements/Cells	220000
Total RAM Bits	13752320
Number of I/O	236
Number of Gates	-
Voltage - Supply	0.9V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	672-BBGA, FCBGA
Supplier Device Package	672-FBGA, FC (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/10cx220yf672e5g

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Table 1. Absolute Maximum Ratings for Intel Cyclone 10 GX Devices

Symbol	Description	Condition	Minimum	Maximum	Unit
V <sub>CC</sub>	Core voltage power supply	—	-0.50	1.21	V
V <sub>CCP</sub>	Periphery circuitry and transceiver fabric interface power supply	_	-0.50	1.21	V
V <sub>CCERAM</sub>	Embedded memory power supply	—	-0.50	1.36	V
V <sub>CCPT</sub>	Power supply for programmable power technology and I/O pre-driver	_	-0.50	2.46	V
V <sub>CCBAT</sub>	Battery back-up power supply for design security volatile key register	—	-0.50	2.46	V
V <sub>CCPGM</sub>	Configuration pins power supply	(1)	-0.50	2.46	V
V <sub>CCIO</sub>	I/O buffers power supply	3 V I/O	-0.50	4.10	V
		LVDS I/O	-0.50	2.46	V
V <sub>CCA_PLL</sub>	Phase-locked loop (PLL) analog power supply	_	-0.50	2.46	V
V <sub>CCT_GXB</sub>	Transmitter power supply	—	-0.50	1.34	V
V <sub>CCR_GXB</sub>	Receiver power supply	—	-0.50	1.34	V
V <sub>CCH_GXB</sub>	Transceiver output buffer power supply	_	-0.50	2.46	V
					continued

<sup>&</sup>lt;sup>(1)</sup> The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.



#### Table 2. Maximum Allowed Overshoot During Transitions for Intel Cyclone 10 GX Devices

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The LVDS I/O values are applicable to the VREFP\_ADC and VREFN\_ADC I/O pins.

Symbol	Description	Condition (V)		Overshoot Duration as % at T <sub>J</sub> = 100°C	Unit
		LVDS I/O <sup>(7)</sup>	3 V I/O		
V <sub>i</sub> (AC)	AC input voltage	2.50	3.80	100	%
		2.55	3.85	42	%
		2.60	3.90	18	%
		2.65	3.95	9	%
		2.70	4.00	4	%
		> 2.70	> 4.00	No overshoot allowed	%

For an overshoot of 2.5 V, the percentage of high time for the overshoot can be as high as 100% over a 10-year period. Percentage of high time is calculated as ([delta T]/T)  $\times$  100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal.

<sup>&</sup>lt;sup>(7)</sup> The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.



#### Figure 1. Intel Cyclone 10 GX Devices Overshoot Duration



## **Recommended Operating Conditions**

This section lists the functional operation limits for the AC and DC parameters for Intel Cyclone 10 GX devices.

#### **Recommended Operating Conditions**

#### Table 3. Recommended Operating Conditions for Intel Cyclone 10 GX Devices

This table lists the steady-state voltage values expected from Intel Cyclone 10 GX devices. Power supply ramps must all be strictly monotonic, without plateaus.

Symbol	Description	Condition	Minimum <sup>(8)</sup>	Typical	Maximum <sup>(8)</sup>	Unit
V <sub>CC</sub>	Core voltage power supply	—	0.87	0.9	0.93	V
V <sub>CCP</sub>	Periphery circuitry and transceiver fabric interface power supply	_	0.87	0.9	0.93	V
V <sub>CCPGM</sub>	Configuration pins power supply	1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
				•	cc	ontinued

<sup>(8)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



Symbol	Description	Condition	Minimum <sup>(8)</sup>	Typical	Maximum <sup>(8)</sup>	Unit
		1.2 V	1.14	1.2	1.26	V
V <sub>CCERAM</sub>	Embedded memory power supply	0.9 V	0.87	0.9	0.93	V
V <sub>CCBAT</sub> <sup>(9)</sup>	Battery back-up power supply	1.8 V	1.71	1.8	1.89	V
	(For design security volatile key register)	1.2 V	1.14	1.2	1.26	V
V <sub>CCPT</sub>	Power supply for programmable power technology and I/O pre-driver	1.8 V	1.71	1.8	1.89	V
V <sub>CCIO</sub>	I/O buffers power supply	3.0 V (for 3 V I/O only)	2.85	3.0	3.15	V
		2.5 V (for 3 V I/O only)	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V	(10)	1.35	(10)	V
		1.25 V	1.19	1.25	1.31	V
		1.2 V	(10)	1.2	(10)	V
V <sub>CCA_PLL</sub>	PLL analog voltage regulator power supply	_	1.71	1.8	1.89	V
V <sub>REFP_ADC</sub>	Precision voltage reference for voltage sensor	_	1.2475	1.25	1.2525	V
					C	ontinued

<sup>(8)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>&</sup>lt;sup>(9)</sup> If you do not use the design security feature in Intel Cyclone 10 GX devices, connect  $V_{CCBAT}$  to a 1.5-V to 1.8-V power supply. Intel Cyclone 10 GX power-on reset (POR) circuitry monitors  $V_{CCBAT}$ . Intel Cyclone 10 GX devices do not exit POR if  $V_{CCBAT}$  is not powered up.

<sup>&</sup>lt;sup>(10)</sup> For minimum and maximum voltage values, refer to the I/O Standard Specifications section.



Symbol	Description	Condition	Minimum <sup>(8)</sup>	Typical	Maximum <sup>(8)</sup>	Unit
V <sub>I</sub> <sup>(11)(12)</sup>	DC input voltage	3 V I/O	-0.3	-	3.3	v
		LVDS I/O	-0.3	-	2.19	V
Vo	Output voltage	-	0	_	V <sub>CCIO</sub>	V
Tj	Operating junction temperature	Extended	0	-	100	°C
		Industrial	-40	-	100	°C
t <sub>RAMP</sub> <sup>(13)</sup>	Power supply ramp time	Standard POR	200 µs	_	100 ms	-
		Fast POR	200 µs	—	4 ms	-

#### **Related Information**

I/O Standard Specifications on page 15

#### **Transceiver Power Supply Operating Conditions**

#### Table 4. Transceiver Power Supply Operating Conditions for Intel Cyclone 10 GX Devices

Symbol	Description	Condition	Minimum <sup>(14)</sup>	Typical	Maximum <sup>(14)</sup>	Unit
V <sub>CCT_GXB[L1][C,D]</sub>	Transmitter power supply	Chip-to-chip ≤ 12.5 Gbps Or	1.0	1.03	1.06	V
						continued

<sup>(8)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

- (13) t<sub>ramp</sub> is the ramp time of each individual power supply, not the ramp time of all combined power supplies.
- <sup>(14)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>&</sup>lt;sup>(11)</sup> The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.

<sup>&</sup>lt;sup>(12)</sup> This value applies to both input and tri-stated output configuration. Pin voltage should not be externally pulled higher than the maximum value.



#### Single-Ended I/O Standards Specifications

I/O Standard		V <sub>CCIO</sub> (V)			V <sub>IL</sub> (V)	V <sub>IH</sub> (V)		V <sub>IH</sub> (V)		V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> <sup>(20)</sup>	I <sub>OH</sub> <sup>(20)</sup>
	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA)	(mA)		
3.0-V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.3	0.4	2.4	2	-2		
3.0-V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.3	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1		
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.3	0.4	2	1	-1		
1.8 V	1.71	1.8	1.89	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	0.45	V <sub>CCIO</sub> - 0.45	2	-2		
1.5 V	1.425	1.5	1.575	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2		
1.2 V	1.14	1.2	1.26	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2		

#### Table 12. Single-Ended I/O Standards Specifications for Intel Cyclone 10 GX Devices

#### Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

#### Table 13. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Intel Cyclone 10 GX Devices

I/O Standard	V <sub>CCI0</sub> (V)				V <sub>REF</sub> (V)			V <sub>TT</sub> (V)		
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	
SSTL-15 Class I, II	1.425	1.5	1.575	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	
SSTL-135/ SSTL-135 Class I, II	1.283	1.35	1.418	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	
SSTL-125/ SSTL-125 Class I, II	1.19	1.25	1.31	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	
SSTL-12/ SSTL-12 Class I, II	1.14	1.2	1.26	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	
			1			•			continued	

<sup>(20)</sup> To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the 3.0-V LVTTL specification (2 mA), you should set the current strength settings to 2 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.



I/O Standard	V <sub>CCIO</sub> (V)				V <sub>REF</sub> (V)			V <sub>TT</sub> (V)		
	Min	Тур	Мах	Min	Тур	Max	Min	Тур	Max	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V <sub>CCIO</sub> /2	_	
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V <sub>CCIO</sub> /2	_	
HSTL-12 Class I, II	1.14	1.2	1.26	$0.47 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.53 \times V_{CCIO}$	_	V <sub>CCIO</sub> /2	_	
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	_	_	_	
POD12	1.16	1.2	1.24	$0.69 \times V_{CCIO}$	$0.7 \times V_{CCIO}$	$0.71 \times V_{CCIO}$	—	V <sub>CCIO</sub>	—	

#### Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

#### Table 14. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Intel Cyclone 10 GX Devices

I/O Standard	<b>V</b> <sub>IL(DC)</sub> <b>(V)</b>		V <sub>IH(D</sub>	c) <b>(V)</b>	V <sub>IL(AC)</sub> (V)	<b>V</b> <sub>IH(AC)</sub> <b>(V)</b>	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> <sup>(21)</sup>	I <sub>OH</sub> <sup>(21)</sup>	
	Min	Max	Min	Max	Max	Min	Max	Min	(MA)	(mA)	
SSTL-18 Class I	-0.3	V <sub>REF</sub> -0.125	V <sub>REF</sub> + 0.125	$V_{CCIO} + 0.3$	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> - 0.603	V <sub>TT</sub> + 0.603	6.7	-6.7	
SSTL-18 Class II	-0.3	V <sub>REF</sub> -0.125	V <sub>REF</sub> + 0.125	$V_{\rm CCIO}$ + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	0.28	V <sub>CCIO</sub> -0.28	13.4	-13.4	
SSTL-15 Class I	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	8	-8	
SSTL-15 Class II	-	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	16	-16	
SSTL-135/ SSTL-135 Class I, II	_	V <sub>REF</sub> - 0.09	V <sub>REF</sub> + 0.09	_	V <sub>REF</sub> - 0.16	V <sub>REF</sub> + 0.16	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	-	_	
SSTL-125/ SSTL-125 Class I, II	_	V <sub>REF</sub> - 0.09	V <sub>REF</sub> + 0.09	_	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	-	-	
	continued										

<sup>&</sup>lt;sup>(21)</sup> To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.



Symbol/Description	Condition	Min	Тур	Мах	Unit
t <sub>LTR</sub> <sup>(40)</sup>	-	_	-	10	μs
t <sub>LTD</sub> <sup>(41)</sup>	-	4	-	—	μs
t <sub>LTD_manual</sub> (42)	-	4	_	_	μs
t <sub>LTR_LTD_manual</sub> <sup>(43)</sup>	-	15	-	—	μs
Run Length	-	_	_	200	UI
CDR RRM toloranco	PCIe-only	-300	_	300	РРМ
	All other protocols	-1000	_	1000	РРМ
Programmable DC Gain	Setting = 0-4	0	_	10	dB
Programmable AC Gain at	Setting = 0-28 $V_{CCR_{GXB}} = 0.95 V$	0	_	19	dB
Rate $\leq$ 6 Gbps	Setting = 0-28 $V_{CCR\_GXB}$ = 1.03 V	0	_	21	dB

#### Table 26.Transmitter Specifications

Symbol/Description	Condition	Min	Тур	Мах	Unit
Supported I/O Standards	-	High Speed Differential I/O <sup>(44)</sup>			—
Differential on-chip termination resistors	85-Ω setting	_	85 ± 20%	_	Ω
					continued

 $^{(40)}$  t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

 $^{(41)}$  t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.

 $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.

- $^{(43)}$  t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- <sup>(44)</sup> High Speed Differential I/O is the dedicated I/O standard for the transmitter in Intel Cyclone 10 GX transceivers.



## **DSP Block Specifications**

#### Table 32. DSP Block Performance Specifications for Intel Cyclone 10 GX Devices

Mode		Performance			
	-E5	-15	-E6	-16	
Fixed-point 18 × 19 multiplication mode	456	438	364	346	MHz
Fixed-point 27 $\times$ 27 multiplication mode	450	434	358	344	MHz
Fixed-point 18 × 18 multiplier adder mode	459	440	370	351	MHz
Fixed-point 18 $\times$ 18 multiplier adder summed with 36-bit input mode	444	422	349	326	MHz
Fixed-point 18 × 19 systolic mode	459	440	370	351	MHz
Complex 18 $\times$ 19 multiplication mode	456	438	364	346	MHz
Floating point multiplication mode	447	427	347	326	MHz
Floating point adder or subtract mode	388	369	288	266	MHz
Floating point multiplier adder or subtract mode	386	368	290	270	MHz
Floating point multiplier accumulate mode	418	393	326	294	MHz
Floating point vector one mode	404	382	306	282	MHz
Floating point vector two mode	383	367	293	278	MHz

## **Memory Block Specifications**

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to **50%** output duty cycle. Use the Intel Quartus Prime software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in  $f_{MAX}$ .



#### **External Temperature Sensing Diode Specifications**

#### Table 35. External Temperature Sensing Diode Specifications for Intel Cyclone 10 GX Devices

- The typical value is at 25°C.
- Diode accuracy improves with lower injection current.
- Absolute accuracy is dependent on third party external diode ADC and integration specifics.

Description	Min	Тур	Мах	Unit
I <sub>bias</sub> , diode source current	10	_	100	μΑ
V <sub>bias</sub> , voltage across diode	0.3	-	0.9	V
Series resistance	-	-	< 1	Ω
Diode ideality factor	_	1.03	_	_

## Internal Voltage Sensor Specifications

#### Table 36. Internal Voltage Sensor Specifications for Intel Cyclone 10 GX Devices

	Parameter	Minimum	Typical	Maximum	Unit
Resolution		-	—	6	Bit
Sampling rate		-	-	500	Ksps
Differential non-linearit	y (DNL)	-	—	±1	LSB
Integral non-linearity (INL)		—	-	±1	LSB
Gain error		-	—	±1	%
Offset error		—	—	±1	LSB
Input capacitance		_	20	_	pF
Clock frequency		0.1	—	11	MHz
Unipolar Input Mode	Input signal range for Vsigp	0	_	1.5	V
	Common mode voltage on Vsign	0	—	0.25	V
	Input signal range for Vsigp – Vsign	0	_	1.25	V



#### Figure 4. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications for a Data Rate Less than 1.4 Gbps



## Memory Standards Supported by the Hard Memory Controller

#### Table 40. Memory Standards Supported by the Hard Memory Controller for Intel Cyclone 10 GX Devices

This table lists the overall capability of the hard memory controller. For specific details, refer to the External Memory Interface Spec Estimator.

Memory Standard	Rate Support	Speed Grade	Ping Pong PHY	Maximum Fre	quency (MHz)
			Support	I/O Bank	3 V I/O Bank
DDR3 SDRAM	Half rate	-5	Yes	533	225
			-	533	225
		-6	Yes	466	166
			-	466	166
	Quarter rate -5 -6	-5	Yes	933	450
			_	933	450
		-6	Yes	933	333
					continued



Memory Standard	Rate Support	Speed Grade	Ping Pong PHY	Maximum Fre	quency (MHz)
			Support	I/O Bank	3 V I/O Bank
			-	933	333
DDR3L SDRAM	Half rate	-5	Yes	533	225
			—	533	225
		-6	Yes	466	166
			—	466	166
	Quarter rate	-5	Yes	933	450
			_	933	450
		-6	Yes	933	333
			_	933	333
LPDDR3 SDRAM	Half rate	-5	-	400	225
		-6	—	333	166
	Quarter rate	-5	_	800	450
		-6	_	666	333

#### **Related Information**

External Memory Interface Spec Estimator

Provides the specific details of the memory standards supported.

### **DLL Range Specifications**

#### Table 41. DLL Frequency Range Specifications for Intel Cyclone 10 GX Devices

Intel Cyclone 10 GX devices support memory interface frequencies lower than 600 MHz, although the reference clock that feeds the DLL must be at least 600 MHz. To support interfaces below 600 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range.

Parameter	Performance (for All Speed Grades)	Unit
DLL operating frequency range	600 - 1333	MHz



# **JTAG Configuration Timing**

Symbol	Description	Min	Мах	Unit
t <sub>JCP</sub>	TCK clock period	30, 167 <sup>(69)</sup>	_	ns
t <sub>JCH</sub>	TCK clock high time	14	_	ns
t <sub>JCL</sub>	TCK clock low time	14	_	ns
t <sub>JPSU (TDI)</sub>	TDI JTAG port setup time	2	_	ns
t <sub>JPSU (TMS)</sub>	TMS JTAG port setup time	3	_	ns
t <sub>JPH</sub>	JTAG port hold time	5	-	ns
t <sub>JPCO</sub>	JTAG port clock to output	_	11	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output	_	14	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance	_	14	ns

#### Table 46. JTAG Timing Parameters and Values for Intel Cyclone 10 GX Devices

## **FPP Configuration Timing**

## DCLK-to-DATA[] Ratio (r) for FPP Configuration

Fast passive parallel (FPP) configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the DATA[] rate in byte per second (Bps) or word per second (Wps). For example, in FPP ×16 where the r is 2, the DCLK frequency must be 2 times the DATA[] rate in Wps.

<sup>&</sup>lt;sup>(69)</sup> The minimum TCK clock period is 167 ns if  $V_{CCBAT}$  is within the range 1.2 V – 1.5 V when you perform the volatile key programming.



## FPP Configuration Timing when DCLK-to-DATA[] >1

## Table 49. FPP Timing Parameters When the DCLK-to-DATA[] Ratio is >1 for Intel Cyclone 10 GX Devices

Use these timing parameters when you use the decompression and design security features.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	480	1,440	ns
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	320	960	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2	-	μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	3,000 <sup>(74)</sup>	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	-	3,000 <sup>(74)</sup>	μs
t <sub>CF2CK</sub> (75)	nCONFIG high to first rising edge on DCLK	3,010	-	μs
t <sub>ST2CK</sub> <sup>(75)</sup>	nSTATUS high to first rising edge of DCLK	10	-	μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	N-1/f <sub>DCLK</sub> <sup>(76)</sup>	-	S
t <sub>CH</sub>	DCLK high time	$0.45 \times 1/f_{MAX}$	-	S
t <sub>CL</sub>	DCLK low time	$0.45 \times 1/f_{MAX}$	-	S
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	_	S
f <sub>MAX</sub>	DCLK frequency (FPP ×8/×16/×32)	-	100	MHz
t <sub>R</sub>	Input rise time	-	40	ns
t <sub>F</sub>	Input fall time	_	40	ns
				continued

<sup>&</sup>lt;sup>(74)</sup> You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

<sup>(75)</sup> If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

<sup>&</sup>lt;sup>(76)</sup> N is the DCLK-to-DATA ratio and  $f_{DCLK}$  is the DCLK frequency the system is operating.



Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CD2UM</sub>	CONF_DONE high to user mode (77)	175	830	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>CD2CU</sub> + (600 × CLKUSR period)	—	_

#### **Related Information**

#### **FPP** Configuration Timing

Provides the FPP configuration timing waveforms.

## **AS Configuration Timing**

#### Table 50. AS Timing Parameters for AS ×1 and AS ×4 Configurations in Intel Cyclone 10 GX Devices

The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

The t<sub>CF2CD</sub>, t<sub>CF2ST0</sub>, t<sub>CFG</sub>, t<sub>STATUS</sub>, and t<sub>CF2ST1</sub> timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters for Intel Cyclone 10 GX Devices table.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>co</sub>	DCLK falling edge to AS_DATA0/ASDO output	-	2	ns
t <sub>SU</sub>	Data setup time before falling edge on DCLK	1	_	ns
t <sub>DH</sub>	Data hold time after falling edge on DCLK	1.5	-	ns
t <sub>CD2UM</sub>	CONF_DONE high to user mode	175	830	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t <sub>сд2имс</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>CD2CU</sub> + (600 × CLKUSR period)	_	_

<sup>&</sup>lt;sup>(77)</sup> The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.



Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CK</sub> <sup>(80)</sup>	nCONFIG high to first rising edge on DCLK	3,010	-	μs
t <sub>ST2CK</sub> (80)	nSTATUS high to first rising edge of DCLK	10	_	μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	_	ns
t <sub>CH</sub>	DCLK high time	$0.45 \times 1/f_{MAX}$	_	s
t <sub>CL</sub>	DCLK low time	$0.45 \times 1/f_{MAX}$	_	s
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	—	s
f <sub>MAX</sub>	DCLK frequency	-	125	MHz
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(81)</sup>	175	830	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	-
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>CD2CU</sub> + (600 × CLKUSR period)	_	_

#### **Related Information**

PS Configuration Timing

Provides the PS configuration timing waveform.

<sup>(81)</sup> The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

<sup>&</sup>lt;sup>(78)</sup> This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

<sup>&</sup>lt;sup>(79)</sup> This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

<sup>&</sup>lt;sup>(80)</sup> If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.



## Initialization

#### Table 53. Initialization Clock Source Option and the Maximum Frequency for Intel Cyclone 10 GX Devices

Initialization Clock Source	Configuration Scheme	Maximum Frequency (MHz)	Minimum Number of Clock Cycles
Internal Oscillator	AS, PS, and FPP	12.5	600
CLKUSR (82)(83)	AS, PS, and FPP	100	

## **Configuration Files**

There are two types of configuration bit stream formats for different configuration schemes:

- PS and FPP—Raw Binary File (.rbf)
- AS—Raw Programming Data File (.rpd)

The .rpd file size follows the Intel configuration devices capacity. However, the actual configuration bit stream size for .rpd file is the same as .rbf file.

 <sup>(82)</sup> To enable CLKUSR as the initialization clock source, in the Intel Quartus Prime software, select Device and Pin Options > General
 > Device initialization clock source > CLKUSR pin.

<sup>&</sup>lt;sup>(83)</sup> If you use the CLKUSR pin for AS and transceiver calibration simultaneously, the only allowed frequency is 100 MHz.



## **Remote System Upgrades**

#### Table 56. Remote System Upgrade Circuitry Timing Specifications for Intel Cyclone 10 GX Devices

Parameter	Minimum	Maximum	Unit
f <sub>MAX_RU_CLK</sub> <sup>(86)</sup>	_	40	MHz
t <sub>RU_nCONFIG</sub> <sup>(87)</sup>	250	-	ns
t <sub>RU_nRSTIMER</sub> <sup>(88)</sup>	250	_	ns

#### **Related Information**

- Remote System Upgrade State Machine Provides more information about configuration reset (RU\_CONFIG) signal.
- User Watchdog Timer
   Provides more information about reset\_timer (RU\_nRSTIMER) signal.

## **User Watchdog Internal Circuitry Timing Specifications**

#### Table 57. User Watchdog Internal Oscillator Frequency Specifications for Intel Cyclone 10 GX Devices

Parameter	Minimum	Typical	Maximum	Unit
User watchdog internal oscillator frequency	5.3	7.9	12.5	MHz

## I/O Timing

I/O timing data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the timing analysis. You may generate the I/O timing report manually using the Timing Analyzer or using the automated script.

<sup>&</sup>lt;sup>(86)</sup> This clock is user-supplied to the remote system upgrade circuitry. If you are using the Remote Update Intel FPGA IP core, the clock user-supplied to the Remote Update Intel FPGA IP core must meet this specification.

<sup>&</sup>lt;sup>(87)</sup> This is equivalent to strobing the reconfiguration input of the Remote Update Intel FPGA IP core high for the minimum timing specification.

<sup>&</sup>lt;sup>(88)</sup> This is equivalent to strobing the reset\_timer input of the Remote Update Intel FPGA IP core high for the minimum timing specification.



Term	Definition			
	V <sub>cCl0</sub>			
				-
	V <sub>OH</sub>		V IH(AC)	_
			V IH(DC)	-
	\	V <sub>REF</sub>	V IL(DC)	-
		/-	V <sub>IL(AC)</sub>	
		/		
		\/	V <sub>55</sub>	
+	High speed receiver/trans	mittor input and out	aut clock pariod	
TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).			
t <sub>DUTY</sub>	High-speed I/O block—Duty cycle on high-speed transmitter output clock.			
t <sub>FALL</sub>	Signal high-to-low transition time (80–20%)			
tINCCJ	Cycle-to-cycle jitter tolerance on the PLL clock input			
t <sub>outpj_io</sub>	Period jitter on the GPIO driven by a PLL			
t <sub>outpj_dc</sub>	Period jitter on the dedicated clock output driven by a PLL			
t <sub>RISE</sub>	Signal low-to-high transition time (20–80%)			
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_C/w)$ .			
V <sub>CM(DC)</sub>	DC Common mode input voltage.			
V <sub>ICM</sub>	Input Common mode voltage—The common mode of the differential signal at the receiver.			
V <sub>ID</sub>	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.			
V <sub>DIF(AC)</sub>	AC differential input voltage—Minimum AC input differential voltage required for switching.			
V <sub>DIF(DC)</sub>	DC differential input voltage – Minimum DC input differential voltage required for switching.			
V <sub>IH</sub>	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.			
				continued



Date	Version	Changes
November 2017 2017.11.10		<ul> <li>Changed the full symbol names for V<sub>CCR_GXB</sub> and V<sub>CCT_GXB</sub>, and changed the description for V<sub>CCH_GXB</sub> in the Transceiver Power Supply Operating Conditions for Intel Cyclone 10 GX Devices table.</li> </ul>
		Removed note from the Transceiver Power Supply Operating Conditions section.
		Added a footnote in the Reference Clock Specifications table.
		• Removed the "Programmable AC Gain at High Gain mode and Data Rate ≤ 12.5 Gbps" parameter from the <i>Receiver</i> Specifications table.
		• Changed the channel span descriptions for the x1 and x6 clock networks in the <i>Transceiver Clock Network Maximum Data Rate Specifications</i> table.
		• Changed the description of the VOD ratio in the <i>Typical Transmitter V<sub>OD</sub> Settings</i> table.
		Changed the specifications for CDR PPM deviation limit in the Receiver Specifications table.
		Updated the description for V <sub>CCT_GXB</sub> , V <sub>CCR_GXB</sub> , and V <sub>CCH_GXB</sub> .
		• Added note to V <sub>I</sub> in the <i>Recommended Operating Conditions for Intel Cyclone 10 GX Devices</i> table.
		• Updated notes to RSDS and Mini-LVDS in the Differential I/O Standards Specifications for Intel Cyclone 10 GX Devices table.
		• Updated f <sub>VC0</sub> specifications in the <i>Fractional PLL Specifications for Intel Cyclone 10 GX Devices</i> table.
		<ul> <li>Updated temperature range from "-40 to 125°C" to "-40 to 100°C" in the Internal Temperature Sensing Diode Specifications for Intel Cyclone 10 GX Devices table.</li> </ul>
		• Updated the description for the Memory Output Clock Jitter Specifications for Intel Cyclone 10 GX Devices table.
		Updated the following IP cores name:
		- Remote Update Intel FPGA
		<ul> <li>PHYLite for Parallel Interfaces Intel Cyclone 10 FPGA</li> </ul>
		Removed automotive-grade information.
		Removed Preliminary tags.
May 2017	2017.05.08	Initial release.