



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	80330
Number of Logic Elements/Cells	220000
Total RAM Bits	13752320
Number of I/O	188
Number of Gates	-
Voltage - Supply	0.9V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BFBGA
Supplier Device Package	484-UBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/intel/10cx220yu484i5g

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Intel® Cyclone® 10 GX devices.

Intel Cyclone 10 GX devices are offered in extended and industrial grades. Extended devices are offered in -E5 (fastest) and - E6 speed grades. Industrial grade devices are offered in the -I5 and -I6 speed grades.

Related Information

Intel Cyclone 10 GX Device Overview

Provides more information about the densities and packages in the Intel Cyclone 10 GX devices.

Electrical Characteristics

The following sections describe the operating conditions and power consumption of Intel Cyclone 10 GX devices.

Operating Conditions

Intel Cyclone 10 GX devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Intel Cyclone 10 GX devices, you must consider the operating requirements described in this section.

Absolute Maximum Ratings

This section defines the maximum operating conditions for Intel Cyclone 10 GX devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

Caution:


Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered



Figure 1. Intel Cyclone 10 GX Devices Overshoot Duration



Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters for Intel Cyclone 10 GX devices.

Recommended Operating Conditions

Table 3. Recommended Operating Conditions for Intel Cyclone 10 GX Devices

This table lists the steady-state voltage values expected from Intel Cyclone 10 GX devices. Power supply ramps must all be strictly monotonic, without plateaus.

0.9	0.93	V
0.9	0.93	V
1.8	1.89	V
1.5	1.575	V

⁽⁸⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



Symbol	Description	Condition	Minimum ⁽⁸⁾	Typical	Maximum ⁽⁸⁾	Unit
		1.2 V	1.14	1.2	1.26	V
V _{CCERAM}	Embedded memory power supply	0.9 V	0.87	0.9	0.93	V
V _{CCBAT} ⁽⁹⁾	Battery back-up power supply	1.8 V	1.71	1.8	1.89	V
	(For design security volatile key register)	1.2 V	1.14	1.2	1.26	V
V _{CCPT}	Power supply for programmable power technology and I/O pre-driver	1.8 V	1.71	1.8	1.89	V
V _{CCIO}	I/O buffers power supply	3.0 V (for 3 V I/O only)	2.85	3.0	3.15	V
		2.5 V (for 3 V I/O only)	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V	(10)	1.35	(10)	V
		1.25 V	1.19	1.25	1.31	V
		1.2 V	(10)	1.2	(10)	V
V _{CCA_PLL}	PLL analog voltage regulator power supply	_	1.71	1.8	1.89	V
V _{REFP_ADC}	Precision voltage reference for voltage sensor	-	1.2475	1.25	1.2525	V
					co	ntinued

⁽⁸⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

 $^{^{(9)}}$ If you do not use the design security feature in Intel Cyclone 10 GX devices, connect V_{CCBAT} to a 1.5-V to 1.8-V power supply. Intel Cyclone 10 GX power-on reset (POR) circuitry monitors V_{CCBAT} . Intel Cyclone 10 GX devices do not exit POR if V_{CCBAT} is not powered up.

 $^{^{(10)}}$ For minimum and maximum voltage values, refer to the I/O Standard Specifications section.

C10GX51002 | 2018.06.15



Symbol	Description	Condition	Minimum ⁽⁸⁾	Typical	Maximum ⁽⁸⁾	Unit
V _I (11)(12)	DC input voltage	3 V I/O	-0.3	_	3.3	V
		LVDS I/O	-0.3	_	2.19	V
Vo	Output voltage	_	0	_	V _{CCIO}	V
T _J	Operating junction temperature	Extended	0	_	100	°C
		Industrial	-40	_	100	°C
t _{RAMP} (13)	Power supply ramp time	Standard POR	200 μs	_	100 ms	_
		Fast POR	200 μs	_	4 ms	_

Related Information

I/O Standard Specifications on page 15

Transceiver Power Supply Operating Conditions

Table 4. Transceiver Power Supply Operating Conditions for Intel Cyclone 10 GX Devices

Symbol	Description	Condition	Minimum (14)	Typical	Maximum ⁽¹⁴⁾	Unit
VCCT_GXB[L1][C,D]	Transmitter power supply	Chip-to-chip ≤ 12.5 Gbps Or	1.0	1.03	1.06	V
						continued

⁽⁸⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽¹¹⁾ The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.

⁽¹²⁾ This value applies to both input and tri-stated output configuration. Pin voltage should not be externally pulled higher than the maximum value.

 t_{ramp} is the ramp time of each individual power supply, not the ramp time of all combined power supplies.

⁽¹⁴⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements.

Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



Symbol	Description	Condition	Minimum (14)	Typical	Maximum ⁽¹⁴⁾	Unit
		Backplane ≤ 6.6 Gbps				
		Chip-to-chip ≤ 11.3 Gbps	0.92	0.95	0.98	V
V _{CCR_GXB[L1][C,D]}	Receiver power supply	Chip-to-chip ≤ 12.5 Gbps Or Backplane ≤ 6.6 Gbps	1.0	1.03	1.06	V
		Chip-to-chip ≤ 11.3 Gbps	0.92	0.95	0.98	V
V _{CCH_GXBL}	Transceiver output buffer power supply	_	1.710	1.8	1.890	V

Related Information

- Transceiver Performance for Intel Cyclone 10 GX Devices on page 21
- Intel Cyclone 10 GX Pin Connection Guidelines

DC Characteristics

Supply Current and Power Consumption

Intel offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Intel Quartus® Prime Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

⁽¹⁴⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements.

Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



Related Information

- Early Power Estimator User Guide
 Provides more information about power estimation tools.
- Power Analysis and Optimization User Guide: Intel Quartus Prime Pro Edition Provides more information about power estimation tools.

I/O Pin Leakage Current

Table 5. I/O Pin Leakage Current for Intel Cyclone 10 GX Devices

If $V_O = V_{CCIO}$ to $V_{CCIOMAX}$, 300 μA of leakage current per I/O is expected.

Symbol	Description	Condition	Min	Max	Unit
II	Input pin	V _I = 0 V to V _{CCIOMAX}	-80	80	μΑ
I _{OZ}	Tri-stated I/O pin	V _O = 0 V to V _{CCIOMAX}	-80	80	μА

Bus Hold Specifications

The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

Table 6. Bus Hold Parameters for Intel Cyclone 10 GX Devices

Parameter	Symbol	Condition		V _{CCIO} (V)							Unit		
			1.	2	1.	5	1.	8	2.	5	3.	0	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	I _{SUSL}	V _{IN} > V _{IL} (max)	8 ⁽¹⁵⁾ , 26 ⁽¹⁶⁾	_	12 ⁽¹⁵⁾ , 32 ⁽¹⁶⁾	_	30 ⁽¹⁵⁾ , 55 ⁽¹⁶⁾	_	60	_	70	_	μА
Bus-hold, high, sustaining current	I _{SUSH}	V _{IN} < V _{IH} (min)	-8 ⁽¹⁵⁾ , -26 ⁽¹⁶⁾	_	-12 ⁽¹⁵⁾ , -32 ⁽¹⁶⁾	_	-30 ⁽¹⁵⁾ , -55 ⁽¹⁶⁾	_	-60	_	-70	_	μA
	•	,					'	'	'	'		cont	inued

⁽¹⁵⁾ This value is only applicable for LVDS I/O bank.

⁽¹⁶⁾ This value is only applicable for 3 V I/O bank.



Symbol	Description	Condition (V)	Resistance	Unit	
			-E5, -I5	-E6, -I6	
40- Ω , 60- Ω , and 120- Ω R _T	Internal parallel termination with calibration	V _{CCIO} = 1.5, 1.35, 1.25, 1.2	-10 to +40	-10 to +40	%
	(40-Ω, 60-Ω, and 120-Ω setting)	V _{CCIO} = 1.2 ⁽¹⁷⁾	± 15	± 15	%
80-Ω R _T	Internal parallel termination with calibration (80- Ω setting)	V _{CCIO} = 1.2	± 15	± 15	%

Related Information

I/O Standards Support in Intel Cyclone 10 GX Devices

OCT Without Calibration Resistance Tolerance Specifications

Table 8. OCT Without Calibration Resistance Tolerance Specifications for Intel Cyclone 10 GX Devices

This table lists the Intel Cyclone 10 GX OCT without calibration resistance tolerance to PVT changes.

Symbol	Description	Condition (V)	Resistance	Tolerance	Unit
			-E5, -I5	-E6, -I6	
25- Ω and 50- Ω R _S	Internal series termination without calibration	V _{CCIO} = 3.0, 2.5	± 40	± 40	%
	(25- Ω and 50- Ω setting)	V _{CCIO} = 1.8, 1.5, 1.2	± 50	± 50	%
34- Ω and 40- Ω R _S	Internal series termination without calibration (34- Ω and 40- Ω setting)	V _{CCIO} = 1.5, 1.35, 1.25, 1.2	± 50	± 50	%
48- Ω and 60- Ω R _S	Internal series termination without calibration (48- Ω and 60- Ω setting)	V _{CCIO} = 1.2	± 50	± 50	%
120-Ω R _s	Internal series termination without calibration (120- Ω setting)	V _{CCIO} = 1.2	± 50	± 50	%
100-Ω R _D	Internal differential termination (100- Ω setting)	V _{CCIO} = 1.8	± 35	± 40	%

⁽¹⁷⁾ Only applicable to POD12 I/O standard.



Pin Capacitance

Table 9. Pin Capacitance for Intel Cyclone 10 GX Devices

Symbol	Symbol Description		Unit
C _{IO_COLUMN} Input capacitance on column I/O pins		2.5	pF
C _{OUTFB}			pF

Internal Weak Pull-Up and Weak Pull-Down Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up. The weak pull-down feature is only available for the pins as described in the Internal Weak Pull-Down Resistor Values for Intel Cyclone 10 GX Devices table.

Table 10. Internal Weak Pull-Up Resistor Values for Intel Cyclone 10 GX Devices

Symbol	Description	Condition (V) (18)	Value (19)	Unit
R _{PU}	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up	V _{CCIO} = 3.0 ±5%	25	kΩ
	resistor option.	V _{CCIO} = 2.5 ±5%	25	kΩ
		V _{CCIO} = 1.8 ±5%	25	kΩ
		V _{CCIO} = 1.5 ±5%	25	kΩ
		V _{CCIO} = 1.35 ±5%	25	kΩ
		V _{CCIO} = 1.25 ±5%	25	kΩ
		V _{CCIO} = 1.2 ±5%	25	kΩ

 $^{^{(18)}}$ Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .

 $^{^{(19)}}$ Valid with $\pm 25\%$ tolerances to cover changes over PVT.



Single-Ended I/O Standards Specifications

Table 12. Single-Ended I/O Standards Specifications for Intel Cyclone 10 GX Devices

I/O Standard		V _{CCIO} (V)			V _{IL} (V)	V _{IH}	(V)	V _{OL} (V)	V _{OH} (V)	I _{OL} (20)	I _{OH} ⁽²⁰⁾
	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA)	(mA)
3.0-V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.3	0.4	2.4	2	-2
3.0-V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.3	0.2	V _{CCIO} - 0.2	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.3	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.45	V _{CCIO} - 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.25 × V _{CCIO}	0.75 × V _{CCIO}	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.25 × V _{CCIO}	0.75 × V _{CCIO}	2	-2

Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Intel Cyclone 10 GX Devices Table 13.

I/O Standard		V _{CCIO} (V)			V _{REF} (V)		V _{TT} (V)			
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
SSTL-15 Class I, II	1.425	1.5	1.575	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	
SSTL-135/ SSTL-135 Class I, II	1.283	1.35	1.418	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	
SSTL-125/ SSTL-125 Class I, II	1.19	1.25	1.31	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	
SSTL-12/ SSTL-12 Class I, II	1.14	1.2	1.26	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	
			'						continued	

 $^{^{(20)}}$ To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the 3.0-V LVTTL specification (2 mA), you should set the current strength settings to 2 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.

C10GX51002 | 2018.06.15



I/O Standard		V _{CCIO} (V)			V _{REF} (V)			V _{TT} (V)	
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V _{CCIO} /2	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V _{CCIO} /2	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.47 × V _{CCIO}	0.5 × V _{CCIO}	0.53 × V _{CCIO}	_	V _{CCIO} /2	_
HSUL-12	1.14	1.2	1.3	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	_	_	_
POD12	1.16	1.2	1.24	0.69 × V _{CCIO}	0.7 × V _{CCIO}	0.71 × V _{CCIO}	_	V _{CCIO}	_

Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

Table 14. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Intel Cyclone 10 GX Devices

I/O Standard	v	IL(DC) (V)	V _{IH(D}	c) (V)	V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{OH} (V)		I _{OH} (21)
	Min	Max	Min	Max	Max	Min	Max	Min	(mA)	(mA)
SSTL-18 Class I	-0.3	V _{REF} -0.125	V _{REF} + 0.125	V _{CCIO} + 0.3	V _{REF} - 0.25	V _{REF} + 0.25	V _{TT} - 0.603	V _{TT} + 0.603	6.7	-6.7
SSTL-18 Class II	-0.3	V _{REF} -0.125	V _{REF} + 0.125	V _{CCIO} + 0.3	V _{REF} - 0.25	V _{REF} + 0.25	0.28	V _{CCIO} -0.28	13.4	-13.4
SSTL-15 Class I	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.175	V _{REF} + 0.175	0.2 × V _{CCIO}	0.8 × V _{CCIO}	8	-8
SSTL-15 Class II	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.175	V _{REF} + 0.175	0.2 × V _{CCIO}	0.8 × V _{CCIO}	16	-16
SSTL-135/ SSTL-135 Class I, II	_	V _{REF} - 0.09	V _{REF} + 0.09	_	V _{REF} - 0.16	V _{REF} + 0.16	0.2 × V _{CCIO}	0.8 × V _{CCIO}	_	_
SSTL-125/ SSTL-125 Class I, II	_	V _{REF} - 0.09	V _{REF} + 0.09	_	V _{REF} - 0.15	V _{REF} + 0.15	0.2 × V _{CCIO}	0.8 × V _{CCIO}	_	_
			·		'	1	'	1	conti	nued

To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.



I/O Standard	V	IL(DC) (V)	V _{IH(D}	_{C)} (V)	V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{OH} (V)		I _{OH} (21)
	Min	Max	Min	Max	Max	Min	Max	Min	(mA)	(mA)
SSTL-12/ SSTL-12 Class I, II	_	V _{REF} - 0.10	V _{REF} + 0.10	_	V _{REF} - 0.15	V _{REF} + 0.15	0.2 × V _{CCIO}	0.8 × V _{CCIO}	_	_
HSTL-18 Class I	_	V _{REF} -0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} - 0.4	8	-8
HSTL-18 Class II	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} - 0.4	16	-16
HSTL-15 Class I	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} - 0.4	8	-8
HSTL-15 Class	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} -0.4	16	-16
HSTL-12 Class I	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} - 0.15	V _{REF} + 0.15	0.25 × V _{CCIO}	0.75 × V _{CCIO}	8	-8
HSTL-12 Class II	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} - 0.15	V _{REF} + 0.15	0.25 × V _{CCIO}	0.75 × V _{CCIO}	16	-16
HSUL-12	_	V _{REF} - 0.13	V _{REF} + 0.13	_	V _{REF} - 0.22	V _{REF} + 0.22	0.1 × V _{CCIO}	0.9 × V _{CCIO}	_	_
POD12	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} - 0.15	V _{REF} + 0.15	(0.7 – 0.15) × V _{CCIO}	(0.7 + 0.15) × V _{CCIO}	_	_

Differential SSTL I/O Standards Specifications

Differential SSTL I/O Standards Specifications for Intel Cyclone 10 GX Devices Table 15.

I/O Standard	V _{CCIO} (V)			V _{SWI}	NG(DC) (V)	V _{SWING}	(AC) (V)	V _{IX(AC)} (V)			
	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V _{CCIO} + 0.6	0.5	V _{CCIO} + 0.6	V _{CCIO} /2 - 0.175	_	V _{CCIO} /2 + 0.175	
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	(22)	2(V _{IH(AC)} - V _{REF})	2(V _{REF} - V _{IL(AC)})	V _{CCIO} /2 - 0.15	_	V _{CCIO} /2 + 0.15	
										continued	

To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.

C10GX51002 | 2018.06.15



I/O Standard		V _{CCIO} (V)		V _{SWI}	NG(DC) (V)	V _{SWING}	(AC) (V)		V _{IX(AC)} (V)	
	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max
SSTL-135/ SSTL-135 Class I, II	1.283	1.35	1.45	0.18	(22)	2(V _{IH(AC)} - V _{REF})	2(V _{IL(AC)} - V _{REF})	V _{CCIO} /2 - 0.15	V _{CCIO} /2	V _{CCIO} /2 + 0.15
SSTL-125/ SSTL-125 Class I, II	1.19	1.25	1.31	0.18	(22)	2(V _{IH(AC)} - V _{REF})	2(V _{IL(AC)} - V _{REF})	V _{CCIO} /2 - 0.15	V _{CCIO} /2	V _{CCIO} /2 + 0.15
SSTL-12/ SSTL-12 Class I, II	1.14	1.2	1.26	0.16	(22)	2(V _{IH(AC)} - V _{REF})	2(V _{IL(AC)} - V _{REF})	V _{REF} - 0.15	V _{CCIO} /2	V _{REF} + 0.15
POD12	1.16	1.2	1.24	0.16	_	0.3	_	V _{REF} - 0.08	_	V _{REF} + 0.08

Differential HSTL and HSUL I/O Standards Specifications

Table 16. Differential HSTL and HSUL I/O Standards Specifications for Intel Cyclone 10 GX Devices

I/O Standard	١	/ _{ccio} (V))	V _{DIF(DC}	₍₎ (V)	V _{DIF(AC}	_{:)} (V)	,	V _{IX(AC)} (V)		V _{CM(DC)} (V)		
	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Тур	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.4	_	0.78	_	1.12	0.78	_	1.12
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.4	_	0.68	_	0.9	0.68	_	0.9
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCIO} + 0.3	0.3	V _{CCIO} + 0.48	_	0.5 × V _{CCIO}	-	0.4 × V _{CCIO}	0.5 × V _{CCIO}	0.6 × V _{CCIO}
HSUL-12	1.14	1.2	1.3	2(V _{IH(DC)} - V _{REF})	2(V _{REF} – V _{IH(DC)})	2(V _{IH(AC)} – V _{REF})	2(V _{REF} – V _{IH(AC)})	0.5 × V _{CCIO} – 0.12	0.5 × V _{CCIO}	0.5 × V _{CCIO} +0.12	0.4 × V _{CCIO}	0.5 × V _{CCIO}	0.6 × V _{CCIO}

The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits ($V_{IH(DC)}$ and $V_{IL(DC)}$).



Differential I/O Standards Specifications

Table 17. Differential I/O Standards Specifications for Intel Cyclone 10 GX Devices

Differential inputs are powered by V_{CCPT} which requires 1.8 V.

I/O Standard	,	V _{CCIO} (V))		V _{ID} (mV) ⁽²³⁾			V _{ICM(DC)} (V)		V	_{DD} (V) (2	24)	V _{OCM} (V) (24)		
	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
LVDS ⁽²⁵⁾	1.71	1.8	1.89	100	V _{CM} = 1.25 V	_	0	D _{MAX} ≤700 Mbps	1.85	0.247	_	0.6	1.125	1.25	1.375
							1	D _{MAX} >700 Mbps	1.6						
RSDS (HIO) (26)	1.71	1.8	1.89	100	V _{CM} = 1.25 V	_	0.3	_	1.4	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (HIO) ⁽²⁷⁾	1.71	1.8	1.89	200	_	600	0.4	_	1.325	0.25	_	0.6	1	1.2	1.4
LVPECL (28)	1.71	1.8	1.89	300	_	_	0.6	D _{MAX} ≤700 Mbps	1.7	_	_	_	_	_	_
							1	D _{MAX} >700 Mbps	1.6						

Related Information

Transceiver Specifications for Intel Cyclone 10 GX Devices on page 22 Provides the specifications for transmitter, receiver, and reference clock I/O pin.

 $^{^{(23)}}$ The minimum V_{ID} value is applicable over the entire common mode range, V_{CM} .

⁽²⁴⁾ R_1 range: $90 \le R_1 \le 110 Ω$.

⁽²⁵⁾ For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rates above 700 Mbps and 0 V to 1.85 V for data rates below 700 Mbps.

⁽²⁶⁾ For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.

⁽²⁷⁾ For optimized Mini-LVDS receiver performance, the receiver voltage input range must be within 0.3 V to 1.425 V.

⁽²⁸⁾ For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rates above 700 Mbps and 0.45 V to 1.95 V for data rates below 700 Mbps.

C10GX51002 | 2018.06.15



Symbol/Description	Condition	Min	Тур	Max	Unit
	100-Ω setting	_	100 ± 20%	_	Ω
V _{OCM} (AC coupled)	V _{CCT_GXB} = 0.95 V	_	450	_	mV
V _{OCM} (Ac coupled)	V _{CCT_GXB} = 1.03 V	ı	500	_	mV
V _{OCM} (DC coupled)	V _{CCT_GXB} = 0.95 V	_	450	_	mV
VOCM (DC coupled)	V _{CCT_GXB} = 1.03 V	ı	500	_	mV
Rise time (45)	20% to 80%	20	_	130	ps
Fall time (45)	80% to 20%	20	_	130	ps
Intra-differential pair skew	TX V _{CM} = 0.5 V and slew rate setting of SLEW_R5 ⁽⁴⁶⁾	_	_	15	ps

Table 27. Typical Transmitter V_{OD} Settings

Symbol	V _{OD} Setting	V _{OD} -to-V _{CCT_GXB} Ratio
	31	1.00
	30	0.97
	29	0.93
	28	0.90
V differential value V to V makin v V	27	0.87
V_{OD} differential value = V_{OD} -to- V_{CCT_GXB} ratio x V_{CCT_GXB}	26	0.83
	25	0.80
	24	0.77
	23	0.73
	22	0.70
		continued

⁽⁴⁵⁾ The Intel Quartus Prime software automatically selects the appropriate slew rate depending on the design configurations.

⁽⁴⁶⁾ SLEW_R1 is the slowest and SLEW_R5 is the fastest. SLEW_R6 and SLEW_R7 are not used.



Core Performance Specifications

Clock Tree Specifications

Table 29. Clock Tree Performance for Intel Cyclone 10 GX Devices

Parameter	Performance (All Speed Grades)	Unit
Global clock, regional clock, and small periphery clock	644	MHz
Large periphery clock	525	MHz

PLL Specifications

Fractional PLL Specifications

Table 30. Fractional PLL Specifications for Intel Cyclone 10 GX Devices

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f _{IN}	Input clock frequency	_	30	_	800 (49)	MHz
f _{INPFD}	Input clock frequency to the phase frequency detector (PFD)	_	30	_	700	MHz
f _{CASC_INPFD}	Input clock frequency to the PFD of destination cascade PLL	_	30	_	60	MHz
f _{VCO}	PLL voltage-controlled oscillator (VCO) operating range	_	6	_	12.5	GHz
t _{EINDUTY}	Input clock duty cycle	_	45	_	55	%
f _{OUT}	Output frequency for internal global or regional clock	_	_	_	644	MHz
f _{DYCONFIGCLK}	Dynamic configuration clock for reconfig_clk	_	_	_	100	MHz
		'	·	'	1	continued

⁽⁴⁹⁾ This specification is limited by the I/O maximum frequency. The maximum achievable I/O frequency is different for each I/O standard and is depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.



DSP Block Specifications

Table 32. DSP Block Performance Specifications for Intel Cyclone 10 GX Devices

Mode	Performance			Unit	
	-E5	-15	-E6	-16	
Fixed-point 18 × 19 multiplication mode	456	438	364	346	MHz
Fixed-point 27 × 27 multiplication mode	450	434	358	344	MHz
Fixed-point 18 × 18 multiplier adder mode	459	440	370	351	MHz
Fixed-point 18 $ imes$ 18 multiplier adder summed with 36-bit input mode	444	422	349	326	MHz
Fixed-point 18 × 19 systolic mode	459	440	370	351	MHz
Complex 18 × 19 multiplication mode	456	438	364	346	MHz
Floating point multiplication mode	447	427	347	326	MHz
Floating point adder or subtract mode	388	369	288	266	MHz
Floating point multiplier adder or subtract mode	386	368	290	270	MHz
Floating point multiplier accumulate mode	418	393	326	294	MHz
Floating point vector one mode	404	382	306	282	MHz
Floating point vector two mode	383	367	293	278	MHz


Memory Block Specifications

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to **50%** output duty cycle. Use the Intel Quartus Prime software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in f_{MAX}.



Figure 4. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications for a Data Rate Less than 1.4 Gbps



Memory Standards Supported by the Hard Memory Controller


Table 40. Memory Standards Supported by the Hard Memory Controller for Intel Cyclone 10 GX Devices

This table lists the overall capability of the hard memory controller. For specific details, refer to the External Memory Interface Spec Estimator.

Memory Standard	Rate Support	Speed Grade	Ping Pong PHY Support	Maximum Frequency (MHz)	
				I/O Bank	3 V I/O Bank
DDR3 SDRAM	Half rate	-5	Yes	533	225
			_	533	225
		-6	Yes	466	166
			_	466	166
	Quarter rate	-5	Yes	933	450
			_	933	450
		-6	Yes	933	333
	·	·	,		continued



Figure 5. Timing Diagram for on oe and dyn_term_ctrl Signals



Configuration Specifications

This section provides configuration specifications and timing for Intel Cyclone 10 GX devices.

POR Specifications

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.

Table 45. Fast and Standard POR Delay Specification for Intel Cyclone 10 GX Devices

POR Delay	Minimum	Maximum	Unit
Fast	4	12 (68)	ms
Standard	100	300	ms

Related Information

MSEL Pin Settings

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.

⁽⁶⁸⁾ The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.



Table 47. DCLK-to-DATA[] Ratio for Intel Cyclone 10 GX Devices

You cannot turn on encryption and compression at the same time for Intel Cyclone 10 GX devices.

Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] Ratio (r)
FPP (8-bit wide)	Off	Off	1
	On	Off	1
	Off	On	2
FPP (16-bit wide)	Off	Off	1
	On	Off	2
	Off	On	4
FPP (32-bit wide)	Off	Off	1
	On	Off	4
	Off	On	8

FPP Configuration Timing when DCLK-to-DATA[] = 1

Note: When you enable decompression or the design security feature, the DCLK-to-DZ

When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP $\times 8$, FPP $\times 16$, and FPP $\times 32$. For the respective DCLK-to-DATA[] ratio, refer to the DCLK-to-DATA[] Ratio for Intel Cyclone 10 GX Devices table.

Table 48. FPP Timing Parameters When the DCLK-to-DATA[] Ratio is 1 for Intel Cyclone 10 GX Devices

Use these timing parameters when the decompression and design security features are disabled.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	480	1,440	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	320	960	ns
t _{CFG}	nCONFIG low pulse width	2	_	μs
t _{STATUS}	nSTATUS low pulse width	268	3,000 (70)	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	_	3,000 (71)	μs
	·			continued

⁽⁷⁰⁾ This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

C10GX51002 | 2018.06.15



Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CK} (80)	nCONFIG high to first rising edge on DCLK	3,010	_	μs
t _{ST2CK} (80)	nSTATUS high to first rising edge of DCLK	10	_	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	0	_	ns
t _{CH}	DCLK high time	0.45 × 1/f _{MAX}	_	S
t _{CL}	DCLK low time	0.45 × 1/f _{MAX}	_	S
t _{CLK}	DCLK period	1/f _{MAX}	_	S
f _{MAX}	DCLK frequency	-	125	MHz
t _{CD2UM}	CONF_DONE high to user mode (81)	175	830	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t_{CD2CU} + (600 × CLKUSR period)	_	_

Related Information

PS Configuration Timing

Provides the PS configuration timing waveform.

⁽⁷⁸⁾ This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

 $^{^{(79)}}$ This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

⁽⁸⁰⁾ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

⁽⁸¹⁾ The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.