



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	5
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08sh4msc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



**Freescale Semiconductor** 

MC9S08SH8 Rev. 3.1, 05/2012

# MC9S08SH8 Datasheet

This is the MC9S08SH8 datasheet set consisting of the following files:

- MC9S08SH8 Datasheet Addendum, Rev 1
- MC9S08SH8 Datasheet, Rev 3





## **Section Number**

Title

## Page

	8.1.3	ACMP/TPM Configuration Information	113
	8.1.4	Features	115
	8.1.5	Modes of Operation	115
	8.1.6	Block Diagram	115
8.2	External	Signal Description	117
8.3	Memory	Map	117
	8.3.1	Register Descriptions	117
8.4	Function	al Description	119

# Chapter 9 Analog-to-Digital Converter (S08ADCV1)

9.1	Introduc	ction	121
	9.1.1	Channel Assignments	121
	9.1.2	Alternate Clock	122
	9.1.3	Hardware Trigger	122
	9.1.4	Temperature Sensor	122
	9.1.5	Features	125
	9.1.6	Block Diagram	125
9.2	Externa	l Signal Description	126
	9.2.1	Analog Power (V <sub>DDAD</sub> )	127
	9.2.2	Analog Ground (V <sub>SSAD</sub> )	127
	9.2.3	Voltage Reference High (V <sub>REFH</sub> )	127
	9.2.4	Voltage Reference Low (V <sub>REFL</sub> )	127
	9.2.5	Analog Channel Inputs (ADx)	127
9.3	Register	r Definition	127
	9.3.1	Status and Control Register 1 (ADCSC1)	127
	9.3.2	Status and Control Register 2 (ADCSC2)	129
	9.3.3	Data Result High Register (ADCRH)	130
	9.3.4	Data Result Low Register (ADCRL)	130
	9.3.5	Compare Value High Register (ADCCVH)	131
	9.3.6	Compare Value Low Register (ADCCVL)	131
	9.3.7	Configuration Register (ADCCFG)	131
	9.3.8	Pin Control 1 Register (APCTL1)	133
	9.3.9	Pin Control 2 Register (APCTL2)	134
	9.3.10	Pin Control 3 Register (APCTL3)	135
9.4	Function	nal Description	136
	9.4.1	Clock Select and Divide Control	136
	9.4.2	Input Select and Pin Control	137
	9.4.3	Hardware Trigger	137
	9.4.4	Conversion Control	137
	9.4.5	Automatic Compare Function	140
	9.4.6	MCU Wait Mode Operation	140

#### MC9S08SH8 MCU Series Data Sheet, Rev. 3



Pin Number			Priority Lowest Highest					est	
				1	1	Г			
24-pin	20-pin	16-pin	8-pin	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	Alt5
1	3	3	3						V <sub>DD</sub>
2	_								
3	4	4	4						V <sub>SS</sub>
4	5	5		PTB7	SCL <sup>1</sup>	EXTAL			
5	6	6		PTB6	SDA <sup>1</sup>	XTAL			
6	7	7		PTB5	TPM1CH1 <sup>2</sup>	SS	PTC0 <sup>3</sup>		
7	8	8		PTB4	TPM2CH1	MISO	PTC0 <sup>3</sup>		
8	9			PTC3			PTC0 <sup>3</sup>	ADP11	
9	10			PTC2			PTC0 <sup>3</sup>	ADP10	
10	11			PTC1		TPM1CH1 <sup>2</sup>	PTC0 <sup>3</sup>	ADP9	
11	12			PTC0		TPM1CH0 <sup>2</sup>	PTC0 <sup>3</sup>	ADP8	
12	13	9		PTB3	PIB3	MOSI	PTC0 <sup>3</sup>	ADP7	
13	14	10		PTB2	PIB2	SPSCK	PTC0 <sup>3</sup>	ADP6	
14	15	11		PTB1	PIB1	TxD		ADP5	
15	16	12		PTB0	PIB0	RxD		ADP4	
16	17	13	5	PTA3	PIA3	SCL <sup>1</sup>		ADP3	
17	18	14	6	PTA2	PIA2	SDA <sup>1</sup>		ADP2	
18	19	15	7	PTA1	PIA1	TPM2CH0		ADP1 <sup>4</sup>	ACMP-4
19	20	16	8	PTA0	PIA0	TPM1CH0 <sup>2</sup>		ADP0 <sup>4</sup>	ACMP+ <sup>4</sup>
20	—	—							
21	—	—	_						
22	—	—	_						
23	1	1	1	PTA5 <sup>5</sup>	IRQ	TCLK			RESET
24	2	2	2	PTA4	ACMPO			BKGD	MS

#### Table 2-1. Pin Availability by Package Pin-Count

<sup>1</sup> IIC pins can be repositioned using IICPS in SOPT2, default reset locations are on PTA2 and PTA3.

<sup>2</sup> TPM1CHx pins can be repositioned using TPM1PS in SOPT2, default reset locations are on PTA0 and PTB5.

<sup>3</sup> This port pin is part of the ganged output feature. When pin is enabled for ganged output, it will have priority over all digital modules. The output data, drive strength and slew-rate control of this port pin will follow the configuration for the PTC0 pin, even in 16-pin packages where PTC0 doesn't bond out. Ganged output not available in 8-pin packages.

- <sup>4</sup> If ACMP and ADC are both enabled, both will have access to the pin.
- <sup>5</sup> Pin is open-drain when configured as output driving high. Pin does not contain a clamp diode to  $V_{DD}$  and should not be driven above  $V_{DD}$ . The voltage measured on the internally pulled up RESET will not be pulled to  $V_{DD}$ . The internal gates connected to this pin are pulled to  $V_{DD}$ .

#### **Chapter 3 Modes of Operation**

Background commands are of two types:

- Non-intrusive commands, defined as commands that can be issued while the user program is running. Non-intrusive commands can be issued through the BKGD/MS pin while the MCU is in run mode; non-intrusive commands can also be executed when the MCU is in the active background mode. Non-intrusive commands include:
  - Memory access commands
  - Memory-access-with-status commands
  - BDC register access commands
  - The BACKGROUND command
- Active background commands, which can only be executed while the MCU is in active background mode. Active background commands include commands to:
  - Read or write CPU registers
  - Trace one user program instruction at a time
  - Leave active background mode to return to the user application program (GO)

The active background mode is used to program a bootloader or user application program into the FLASH program memory before the MCU is operated in run mode for the first time. When the MC9S08SH8 is shipped from the Freescale Semiconductor factory, the FLASH program memory is erased by default unless specifically noted so there is no program that could be executed in run mode until the FLASH memory is initially programmed. The active background mode can also be used to erase and reprogram the FLASH memory after it has been previously programmed.

For additional information about the active background mode, refer to the Development Support chapter.

# 3.5 Wait Mode

Wait mode is entered by executing a WAIT instruction. Upon execution of the WAIT instruction, the CPU enters a low-power state in which it is not clocked. The I bit in CCR is cleared when the CPU enters the wait mode, enabling interrupts. When an interrupt request occurs, the CPU exits the wait mode and resumes processing, beginning with the stacking operations leading to the interrupt service routine.

While the MCU is in wait mode, there are some restrictions on which background debug commands can be used. Only the BACKGROUND command and memory-access-with-status commands are available when the MCU is in wait mode. The memory-access-with-status commands do not allow memory access, but they report an error indicating that the MCU is in either stop or wait mode. The BACKGROUND command can be used to wake the MCU from wait mode and enter active background mode.

# 3.6 Stop Modes

One of two stop modes is entered upon execution of a STOP instruction when STOPE in SOPT1. In any stop mode, the bus and CPU clocks are halted. The ICS module can be configured to leave the reference clocks running. See Chapter 10, "Internal Clock Source (S08ICSV2)," for more information.



#### 6.6.3.5 Port C Drive Strength Selection Register (PTCDS)



Figure 6-23. Drive Strength Selection for Port C Register (PTCDS)

#### Table 6-22. PTCDS Register Field Descriptions

Field	Description
3:0 PTCDS[3:0]	<ul> <li>Output Drive Strength Selection for Port C Bits — Each of these control bits selects between low and high output drive for the associated PTC pin. For port C pins that are configured as inputs, these bits have no effect.</li> <li>0 Low output drive strength selected for port C bit n.</li> <li>1 High output drive strength selected for port C bit n.</li> </ul>

#### 6.6.3.6 Ganged Output Drive Control Register (GNGC)

	7	6	5	4	3	2	1	0
R W	GNGPS7	GNGPS6	GNGPS5	GNGPS4	GNGPS3	GNGPS2	GNGPS1	GNGEN
Reset:	0	0	0	0	0	0	0	0

Figure 6-24. Ganged Output Drive Control Register (GNGC)

#### Table 6-23. GNGC Register Field Descriptions

Field	Description
7:1 GNGP[7:1]	<ul> <li>Ganged Output Pin Select Bits— These write-once control bits selects whether the associated pin (see Table 6-1for pins available) is enabled for ganged output. When GNGEN = 1, all enabled ganged output pins will be controlled by the data, drive strength and slew rate settings for PTCO.</li> <li>0 Associated pin is not part of the ganged output drive.</li> <li>1 Assoicated pin is part of the ganged output drive. Requires GNGEN = 1.</li> </ul>
0 GNGEN	<ul> <li>Ganged Output Drive Enable Bit— This write-once control bit selects whether the ganged output drive feature is enabled.</li> <li>0 Ganged output drive disabled.</li> <li>1 Ganged output drive enabled. PTC0 forced to output regardless of the value of PTCDD0 in PTCDD.</li> </ul>



# 8.2 External Signal Description

The ACMP has two analog input pins, ACMP+ and ACMP- and one digital output pin ACMPO. Each of these pins can accept an input voltage that varies across the full operating voltage range of the MCU. As shown in Figure 8-2, the ACMP- pin is connected to the inverting input of the comparator, and the ACMP+ pin is connected to the comparator non-inverting input if ACBGS is a 0. As shown in Figure 8-2, the ACMPO pin can be enabled to drive an external pin.

The signal properties of ACMP are shown in Table 8-1.

Signal	Function	I/O
ACMP-	Inverting analog input to the ACMP. (Minus input)	I
ACMP+	Non-inverting analog input to the ACMP. (Positive input)	I
ACMPO	Digital output of the ACMP.	0

Table 8-1. Signal Properties

## 8.3 Memory Map

## 8.3.1 Register Descriptions

The ACMP includes one register:

• An 8-bit status and control register

Refer to the direct-page register summary in the memory section of this data sheet for the absolute address assignments for all ACMP registers. This section refers to registers and control bits only by their names .

Some MCUs may have more than one ACMP, so register names include placeholder characters to identify which ACMP is being referenced.



## 9.6.2 Sources of Error

Several sources of error exist for A/D conversions. These are discussed in the following sections.

#### 9.6.2.1 Sampling Error

For proper conversions, the input must be sampled long enough to achieve the proper accuracy. Given the maximum input resistance of approximately  $7k\Omega$  and input capacitance of approximately 5.5 pF, sampling to within 1/4LSB (at 10-bit resolution) can be achieved within the minimum sample window (3.5 cycles @ 8 MHz maximum ADCK frequency) provided the resistance of the external analog source ( $R_{AS}$ ) is kept below 5 k $\Omega$ .

Higher source resistances or higher-accuracy sampling is possible by setting ADLSMP (to increase the sample window to 23.5 cycles) or decreasing ADCK frequency to increase sample time.

#### 9.6.2.2 Pin Leakage Error

Leakage on the I/O pins can cause conversion error if the external analog source resistance ( $R_{AS}$ ) is high. If this error cannot be tolerated by the application, keep  $R_{AS}$  lower than  $V_{DDAD} / (2^{N*}I_{LEAK})$  for less than 1/4LSB leakage error (N = 8 in 8-bit mode or 10 in 10-bit mode).

#### 9.6.2.3 Noise-Induced Errors

System noise which occurs during the sample or conversion process can affect the accuracy of the conversion. The ADC accuracy numbers are guaranteed as specified only if the following conditions are met:

- There is a 0.1  $\mu$ F low-ESR capacitor from V<sub>REFH</sub> to V<sub>REFL</sub>.
- There is a 0.1  $\mu$ F low-ESR capacitor from V<sub>DDAD</sub> to V<sub>SSAD</sub>.
- If inductive isolation is used from the primary supply, an additional 1  $\mu$ F capacitor is placed from V<sub>DDAD</sub> to V<sub>SSAD</sub>.
- $V_{SSAD}$  (and  $V_{REFL}$ , if connected) is connected to  $V_{SS}$  at a quiet point in the ground plane.
- Operate the MCU in wait or stop3 mode before initiating (hardware triggered conversions) or immediately after initiating (hardware or software triggered conversions) the ADC conversion.
  - For software triggered conversions, immediately follow the write to the ADCSC1 with a WAIT instruction or STOP instruction.
  - For stop3 mode operation, select ADACK as the clock source. Operation in stop3 reduces V<sub>DD</sub> noise but increases effective conversion time due to stop recovery.
- There is no I/O switching, input or output, on the MCU during the conversion.

There are some situations where external system activity causes radiated or conducted noise emissions or excessive  $V_{DD}$  noise is coupled into the ADC. In these situations, or when the MCU cannot be placed in wait or stop3 or I/O activity cannot be halted, these recommended actions may reduce the effect of noise on the accuracy:

• Place a 0.01  $\mu$ F capacitor (C<sub>AS</sub>) on the selected input channel to V<sub>REFL</sub> or V<sub>SSAD</sub> (this will improve noise issues but will affect sample rate based on the external analog source resistance).



Chapter 9 Analog-to-Digital Converter (S08ADC10V1)





## 10.4.1.5 FLL Bypassed External (FBE)

The FLL bypassed external (FBE) mode is entered when all the following conditions occur:

- CLKS bits are written to 10.
- IREFS bit is written to 0.
- BDM mode is active or LP bit is written to 0.

In FLL bypassed external mode, the ICSOUT clock is derived from the external reference clock. The FLL clock is controlled by the external reference clock, and the FLL loop will lock the FLL frequency to 1024 times the reference frequency, as selected by the RDIV bits, so that the ICSLCLK will be available for BDC communications, and the external reference clock is enabled.

## 10.4.1.6 FLL Bypassed External Low Power (FBELP)

The FLL bypassed external low power (FBELP) mode is entered when all the following conditions occur:

- CLKS bits are written to 10.
- IREFS bit is written to 0.
- BDM mode is not active and LP bit is written to 1.

In FLL bypassed external low power mode, the ICSOUT clock is derived from the external reference clock and the FLL is disabled. The ICSLCLK will be not be available for BDC communications. The external reference clock is enabled.

## 10.4.1.7 Stop

Stop mode is entered whenever the MCU enters a STOP state. In this mode, all ICS clock signals are static except in the following cases:

ICSIRCLK will be active in stop mode when all the following conditions occur:

- IRCLKEN bit is written to 1
- IREFSTEN bit is written to 1

ICSERCLK will be active in stop mode when all the following conditions occur:

- ERCLKEN bit is written to 1
- EREFSTEN bit is written to 1

## 10.4.2 Mode Switching

When switching between FLL engaged internal (FEI) and FLL engaged external (FEE) modes the IREFS bit can be changed at anytime, but the RDIV bits must be changed simultaneously so that the resulting frequency stays in the range of 31.25 kHz to 39.0625 kHz. After a change in the IREFS value the FLL will begin locking again after a few full cycles of the resulting divided reference frequency. The completion of the switch is shown by the IREFST bit.



# Chapter 11 Inter-Integrated Circuit (S08IICV2)

# 11.1 Introduction

The inter-integrated circuit (IIC) provides a method of communication between a number of devices. The interface is designed to operate up to 100 kbps with maximum bus loading and timing. The device is capable of operating at higher baud rates, up to a maximum of clock/20, with reduced bus loading. The maximum communication length and the number of devices that can be connected are limited by a maximum bus capacitance of 400 pF.

#### NOTE

The SDA and SCL should not be driven above  $V_{DD}$ . These pins are psuedo open-drain containing a protection diode to  $V_{DD}$ .

## 11.1.1 Module Configuratio

The IIC module pins, SDA and SCL can be repositioned under software control using IICPS in SOPT1 as as shown in Table 11-1. IICPS in SOPT1 selects which general-purpose I/O ports are associated with IIC operation.

IICPS in SOPT1	Port Pin for SDA	Port Pin for SCL
0 (default)	PTA2	PTA3
1	PTB6	PTB7

#### Table 11-1. IIC Position Options

Figure 11-1 shows the MC9S08SH8 block diagram with the IIC module highlighted.



Chapter 14 Serial Communications Interface (S08SCIV4)



Figure 14-12. SCI Baud Rate Generation

SCI communications require the transmitter and receiver (which typically derive baud rates from independent clock sources) to use the same baud rate. Allowed tolerance on this baud frequency depends on the details of how the receiver synchronizes to the leading edge of the start bit and how bit sampling is performed.

The MCU resynchronizes to bit boundaries on every high-to-low transition, but in the worst case, there are no such transitions in the full 10- or 11-bit time character frame so any mismatch in baud rate is accumulated for the whole character time. For a Freescale Semiconductor SCI system whose bus frequency is driven by a crystal, the allowed baud rate mismatch is about 4.5percent for 8-bit data format and about 4 percent for 9-bit data format. Although baud rate modulo divider settings do not always produce baud rates that exactly match standard rates, it is normally possible to get within a few percent, which is acceptable for reliable communications.

## 14.3.2 Transmitter Functional Description

This section describes the overall block diagram for the SCI transmitter, as well as specialized functions for sending break and idle characters. The transmitter block diagram is shown in Figure 14-2.

The transmitter output (TxD) idle state defaults to logic high (TXINV = 0 following reset). The transmitter output is inverted by setting TXINV = 1. The transmitter is enabled by setting the TE bit in SCIxC2. This queues a preamble character that is one full character frame of the idle state. The transmitter then remains idle until data is available in the transmit data buffer. Programs store data into the transmit data buffer by writing to the SCI data register (SCIxD).

The central element of the SCI transmitter is the transmit shift register that is either 10 or 11 bits long depending on the setting in the M control bit. For the remainder of this section, we will assume M = 0, selecting the normal 8-bit data mode. In 8-bit data mode, the shift register holds a start bit, eight data bits, and a stop bit. When the transmit shift register is available for a new SCI character, the value waiting in the transmit data register is transferred to the shift register (synchronized with the baud rate clock) and the transmit data register empty (TDRE) status flag is set to indicate another character may be written to the transmit data buffer at SCIxD.

If no new character is waiting in the transmit data buffer after a stop bit is shifted out the TxD pin, the transmitter sets the transmit complete flag and enters an idle mode, with TxD high, waiting for more characters to transmit.



#### Table 15-7. SPIS Register Field Descriptions

Field	Description
7 SPRF	<ul> <li>SPI Read Buffer Full Flag — SPRF is set at the completion of an SPI transfer to indicate that received data may be read from the SPI data register (SPID). SPRF is cleared by reading SPRF while it is set, then reading the SPI data register.</li> <li>No data available in the receive data buffer</li> <li>Data available in the receive data buffer</li> </ul>
5 SPTEF	SPI Transmit Buffer Empty Flag — This bit is set when there is room in the transmit data buffer. It is cleared by reading SPIS with SPTEF set, followed by writing a data value to the transmit buffer at SPID. SPIS must be read with SPTEF = 1 before writing data to SPID or the SPID write will be ignored. SPTEF generates an SPTEF CPU interrupt request if the SPTIE bit in the SPIC1 is also set. SPTEF is automatically set when a data byte transfers from the transmit buffer into the transmit shift register. For an idle SPI (no data in the transmit buffer or the shift register and no transfer in progress), data written to SPID is transferred to the shifter almost immediately so SPTEF is set within two bus cycles allowing a second 8-bit data value to be queued into the transmit buffer. After completion of the transfer of the value in the shift register, the queued value from the transmit buffer will automatically move to the shifter and SPTEF will be set to indicate there is room for new data in the transmit buffer not empty.
4 MODF	Master Mode Fault Flag — MODF is set if the SPI is configured as a master and the slave select input goes low, indicating some other SPI device is also configured as a master. The SS pin acts as a mode fault error input only when MSTR = 1, MODFEN = 1, and SSOE = 0; otherwise, MODF will never be set. MODF is cleared by reading MODF while it is 1, then writing to SPI control register 1 (SPIC1). 0 No mode fault error 1 Mode fault error detected

## 15.4.5 SPI Data Register (SPID)

	7	6	5	4	3	2	1	0
R W	Bit 7	6	5	4	3	2	1	Bit 0
Reset	0	0	0	0	0	0	0	0

Figure 15-9. SPI Data Register (SPID)

Reads of this register return the data read from the receive data buffer. Writes to this register write data to the transmit data buffer. When the SPI is configured as a master, writing data to the transmit data buffer initiates an SPI transfer.

Data should not be written to the transmit data buffer unless the SPI transmit buffer empty flag (SPTEF) is set, indicating there is room in the transmit buffer to queue a new transmit byte.

Data may be read from SPID any time after SPRF is set and before another transfer is finished. Failure to read the data out of the receive data buffer before a new transfer ends causes a receive overrun condition and the data from the new transfer is lost.

MC9S08SH8 MCU Series Data Sheet, Rev. 3



pin from a master and the MISO waveform applies to the MISO output from a slave. The  $\overline{SS}$  OUT waveform applies to the slave select output from a master (provided MODFEN and SSOE = 1). The master  $\overline{SS}$  output goes to active low one-half SPSCK cycle before the start of the transfer and goes back high at the end of the eighth bit time of the transfer. The  $\overline{SS}$  IN waveform applies to the slave select input of a slave.



Figure 15-10. SPI Clock Formats (CPHA = 1)

When CPHA = 1, the slave begins to drive its MISO output when  $\overline{SS}$  goes to active low, but the data is not defined until the first SPSCK edge. The first SPSCK edge shifts the first bit of data from the shifter onto the MOSI output of the master and the MISO output of the slave. The next SPSCK edge causes both the master and the slave to sample the data bit values on their MISO and MOSI inputs, respectively. At the third SPSCK edge, the SPI shifter shifts one bit position which shifts in the bit value that was just sampled, and shifts the second data bit value out the other end of the shifter to the MOSI and MISO outputs of the master and slave, respectively. When CHPA = 1, the slave's  $\overline{SS}$  input is not required to go to its inactive high level between transfers.

Figure 15-11 shows the clock formats when CPHA = 0. At the top of the figure, the eight bit times are shown for reference with bit 1 starting as the slave is selected ( $\overline{SS}$  IN goes low), and bit 8 ends at the last SPSCK edge. The MSB first and LSB first lines show the order of SPI data bits depending on the setting



to enable hardware interrupt generation. While the interrupt enable bit is set, a static interrupt will generate whenever the associated interrupt flag equals one. The user's software must perform a sequence of steps to clear the interrupt flag before returning from the interrupt-service routine.

TPM interrupt flags are cleared by a two-step process including a read of the flag bit while it is set (1) followed by a write of zero (0) to the bit. If a new event is detected between these two steps, the sequence is reset and the interrupt flag remains set after the second step to avoid the possibility of missing the new event.

#### 16.6.2.1 Timer Overfl w Interrupt (TOF) Description

The meaning and details of operation for TOF interrupts varies slightly depending upon the mode of operation of the TPM system (general purpose timing functions versus center-aligned PWM operation). The flag is cleared by the two step sequence described above.

#### 16.6.2.1.1 Normal Case

Normally TOF is set when the timer counter changes from 0xFFFF to 0x0000. When the TPM is not configured for center-aligned PWM (CPWMS=0), TOF gets set when the timer counter changes from the terminal count (the value in the modulo register) to 0x0000. This case corresponds to the normal meaning of counter overflow.

#### 16.6.2.1.2 Center-Aligned PWM Case

When CPWMS=1, TOF gets set when the timer counter changes direction from up-counting to down-counting at the end of the terminal count (the value in the modulo register). In this case the TOF corresponds to the end of a PWM period.

#### 16.6.2.2 Channel Event Interrupt Description

The meaning of channel interrupts depends on the channel's current mode (input-capture, output-compare, edge-aligned PWM, or center-aligned PWM).

#### 16.6.2.2.1 Input Capture Events

When a channel is configured as an input capture channel, the ELSnB:ELSnA control bits select no edge (off), rising edges, falling edges or any edge as the edge which triggers an input capture event. When the selected edge is detected, the interrupt flag is set. The flag is cleared by the two-step sequence described in Section 16.6.2, "Description of Interrupt Operation."

#### 16.6.2.2.2 Output Compare Events

When a channel is configured as an output compare channel, the interrupt flag is set each time the main timer counter matches the 16-bit value in the channel value register. The flag is cleared by the two-step sequence described Section 16.6.2, "Description of Interrupt Operation."



Chapter 17 Development Support

# 17.2.3 BDC Commands

BDC commands are sent serially from a host computer to the BKGD pin of the target HCS08 MCU. All commands and data are sent MSB-first using a custom BDC communications protocol. Active background mode commands require that the target MCU is currently in the active background mode while non-intrusive commands may be issued at any time whether the target MCU is in active background mode or running a user application program.

Table 17-1 shows all HCS08 BDC commands, a shorthand description of their coding structure, and the meaning of each command.

#### **Coding Structure Nomenclature**

This nomenclature is used in Table 17-1 to describe the coding structure of the BDC commands.

Commands begin with an 8-bit hexadecimal command code in the host-to-target direction (most significant bit first)

- / = separates parts of the command
- d = delay 16 target BDC clock cycles
- AAAA = a 16-bit address in the host-to-target direction
  - RD = 8 bits of read data in the target-to-host direction
  - WD = 8 bits of write data in the host-to-target direction
- RD16 = 16 bits of read data in the target-to-host direction
- WD16 = 16 bits of write data in the host-to-target direction
  - SS = the contents of BDCSCR in the target-to-host direction (STATUS)
  - CC = 8 bits of write data for BDCSCR in the host-to-target direction (CONTROL)
- RBKP = 16 bits of read data in the target-to-host direction (from BDCBKPT breakpoint register)
- WBKP = 16 bits of write data in the host-to-target direction (for BDCBKPT breakpoint register)



# A.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
Human	Series resistance	R1	1500	Ω
Body	Storage capacitance	С	100	pF
	Number of pulses per pin	—	3	
Latch-up	Latch-up Minimum input voltage limit		- 2.5	V
	Maximum input voltage limit		7.5	V

Table A-4. ESD and Latch-up Test Conditions

Table A-5. ESD and Latch-Up	<b>Protection Characteristics</b>
-----------------------------	-----------------------------------

No.	Rating <sup>1</sup>	Symbol	Min	Мах	Unit
1	Human body model (HBM)	V <sub>HBM</sub>	± 2000	—	V
2	Charge device model (CDM)	V <sub>CDM</sub>	± 500	—	V
3	Latch-up current at T <sub>A</sub> = 125°C	I <sub>LAT</sub>	± 100	_	mA

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.



# A.8 External Oscillator (XOSC) Characteristics

Nu m	с	Rating	Symbol	Min	Typ <sup>1</sup>	Мах	Unit
		Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)					
		Low range (RANGE = 0)	f <sub>lo</sub>	32	_	38.4	kHz
1	с	High range (RANGE = 1) FEE or FBE mode $^2$	f <sub>hi</sub>	1	_	5	MHz
		High range (RANGE = 1, HGO = 1) FBELP mode	f <sub>hi-hgo</sub>	1	_	16	MHz
		High range (RANGE = 1, HGO = 0) FBELP mode	f <sub>hi-lp</sub>	1	_	8	MHz
2	—	Load capacitors	C <sub>1,</sub> C <sub>2</sub>	See crystal or resonator manufacturer's recommendati			or ation.
		Feedback resistor					
3	—	Low range (32 kHz to 100 kHz)	R <sub>F</sub>	_	10	—	MΩ
		High range (1 MHz to 16 MHz)			1		
		Series resistor					kQ
		Low range, low gain (RANGE = 0, HGO = 0)		—	0	—	
		Low range, high gain (RANGE = 0, HGO = 1)		—	100	—	
4		High range, low gain (RANGE = 1, HGO = 0)	Re	—	0	—	
		High range, high gain (RANGE = 1, HGO = 1)					1.22
		≥ 8 MHz		—	0	0	
		4 MHz		—	0	10	
		1 MHz		—	0	20	
	т	Crystal start-up time <sup>3</sup>					
		Low range, low gain (RANGE = 0, HGO = 0)	t CSTL-LP	—	200	—	
5		Low range, high gain (RANGE = 0, HGO = 1)	t CSTL-HGO	_	400	_	ms
		High range, low gain (RANGE = 1, HGO = $0$ ) <sup>4</sup>	t CSTH-LP	_	5	_	
		High range, high gain (RANGE = 1, HGO = 1) <sup>4</sup>	<sup>t</sup> CSTH-HGO	_	20	_	
		Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)					
6	Т	FEE or FBE mode <sup>2</sup>	f <sub>extal</sub>	0.03125	—	5	MHz
		FBELP mode		0	—	40	MHz

#### Table A-8. Oscillator Electrical Specifications (emperature Range = -40 to 125°C Ambient)

 $^1\,$  Typical data was characterized at 5.0 V, 25°C or is recommended value.

 $^2$  The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>3</sup> This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

<sup>4</sup> 4 MHz crystal



# A.9 Internal Clock Source (ICS) Characteristics

Table A-9. ICS Frequency Specification (Temperature Range = -40 to 125°C Ambient)

Nu m	с	Rating	Symbol	Min	Typical	Max	Unit
1	Р	Internal reference frequency - factory trimmed at $V_{DD} = 5 V$ and temperature = 25°C	f <sub>int_ft</sub>	_	31.25	_	kHz
2	Р	Internal reference frequency - untrimmed <sup>1</sup>	f <sub>int_ut</sub>	25	36	41.66	kHz
3	Р	Internal reference frequency - user trimmed	f <sub>int_t</sub>	31.25	—	39.0625	kHz
4	D	Internal reference startup time	t <sub>irefst</sub>	—	55	100	μs
5	_	DCO output frequency range - untrimmed <sup>1</sup> value provided for reference: $f_{dco_ut} = 1024 \times f_{int_ut}$	f <sub>dco_ut</sub>	25.6	36.86	42.66	MHz
6	D	DCO output frequency range - trimmed	f <sub>dco_t</sub>	32	—	40	MHz
7	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	$\Delta f_{dco\_res\_t}$	_	± 0.1	±0.2	%f <sub>dco</sub>
8	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	$\Delta f_{dco\_res\_t}$	_	± 0.2	±0.4	%f <sub>dco</sub>
9	D	Total deviation from actual trimmed DCO output frequency over voltage and temperature	$\Delta f_{dco_t}$	_	+ 0.5 - 1.0	±2	%f <sub>dco</sub>
10	D	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of $0^{\circ}$ C to 70 $^{\circ}$ C	$\Delta f_{dco_t}$	_	± 0.5	± 1	%f <sub>dco</sub>
11	D	FLL acquisition time <sup>2</sup>	t <sub>acquire</sub>			1	ms
12	D	DCO output clock long term jitter (over 2mS interval) <sup>3</sup>	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

<sup>1</sup> TRIM register at default value (0x80) and FTRIM control bit at default value (0x0).

<sup>2</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>3</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>BUS</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.





1. Not defined but normally MSB of character just received





MC9S08SH8 MCU Series Data Sheet, Rev. 3



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.

3 DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.

4 DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE

5 DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 $\overline{2}$  dimensions are to be determined at datum plane  $\overline{-W}$ -

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NE	IT TO SCALE
TITLE:	DOCUMENT NO	RE∨: B		
16 ID TSSOP PITCH 0.65MM		CASE NUMBER: 948F-01 19 MAY 200		
		STANDARD: JE	DEC	