# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	12V1
Core Size	16-Bit
Speed	25MHz
Connectivity	CANbus, IrDA, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	96КВ (96К х 8)
Program Memory Type	FLASH
EEPROM Size	3K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s12g96f0clhr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

					-		
	16K 240K byte	s Flash with ECC		ADC 12-bit or 10-bit	<b>∢</b>		VDDA VSSA
	1K 11K	bytes RAM	Comparator	816 ch. Analog-Digital	<b>▲</b> 2	-	VRH
	0.5K 4K bytes E	EPROM with ECC	DAC0 Digital-Analog Converter	Converter AN[15:0]	PTAD WU Int)		PAD[15:0]
VDDR> VSS>	Voltage F Input: 3.13	Regulator 3V – 5.5V	TIM	IOC0 IOC1		↔ ↔	PT0 PT1
	CPU1	2-V1	Timer	IOC3		↔ ↔ ↔	PT2 PT3 PT4
BKGD 🔸	Single-wire Background Debug Module	Debug Module 3 comparators		IOC5 IOC6 IOC7		+ +	PT6 PT7
PE0↔ HL PE1↔	EXTAL Low Power Pierce XTAL Oscillator	Clock Monitor COP Watchdog Real Time Interrupt Auton. Periodic Int.	PWM 8-bit 6 … 8 chai Pulse Width Mo	PWM0 PWM1 nnel PWM2 dulator PWM3 PWM4	Vake-up Int)	* * * * *	PP0 PP1 PP2 PP3 PP4
RESET 🔸	PLL with Frequency Modulation option	Internal RC Oscillator		PWM5 PWM6 PWM7	PTP (V	↔ ↔ ↔	PP5 PP6 PP7
TEST ->	and Test Entry	Interrupt Module	CAN msCAN 2.0B	RXCAN TXCAN	ריים ביותר ביותר ביותר ביותר ביותר ביותר ביותר	↔ ↔	PM0 PM1
PA[7:0] ↔ 4	3-5V IO Su	ipply	SCI2 Asynchronous S	RXD Serial IF TXD		↔ ↔	PM2 PM3
	VDDX1/VS VDDX2/VS VDDX3/VS	SX1 SX2 SX2 SX3	SCI0 Asynchronous S SCI1 Asynchronous S	RXD Serial IF TXD RXD Serial IF TXD		↔	PS0 PS1 PS2 PS3
	DACU DAC1		SPI0 Synchronous Se	MISO MOSI SCK erial IF SS		* * * *	PS4 PS5 PS6 PS7
PC[7:0] ↔ H	AMP Digital-Analog AMP Converter AMPP		SPI1	MISO MOSI	p Int)	↔ ↔	PJ0 PJ1
PD[7:0] → C			Synchronous Se SPI2	erial IF SCK MISO MOSI	(Wake-u	$\downarrow$ $\Leftrightarrow$ $\Leftrightarrow$	PJ3 PJ4 PJ5
			Synchronous Se	sck erial IF হুর	<>> LT 4	↔ ↔	PJ6 PJ7

Block Diagram shows the maximum configuration! Not all pins or all peripherals are available on all devices and packages. Rerouting options are not shown.

Figure 1-1. MC9S12G-Family Block Diagram

## 1.6 Family Memory Map

Table 1-3 shows the MC9S12G-Family register memory map.

 Table 1-3. Device Register Memory Map

Address	Module	Size (Bytes)
0x0000–0x0009	PIM (Port Integration Module)	

**Device Overview MC9S12G-Family** 

#### 1.8.5 S12GA48 and S12GA64

#### 1.8.5.1 Pinout 48-Pin LQFP



Figure 1-13. 48-Pin LQFP Pinout for S12GA48 and S12GA64

Table 1-18.	48-Pin LQFP	Pinout for	S12GA48 and	S12GA64
-------------	-------------	------------	-------------	---------

	Function <lowestpriorityhighest></lowestpriorityhighest>					Power	Internal P Resisto	ull r
Package Pin	Pin	2nd Func.	3rd Func.	4th Func	5th Func	Supply	CTRL	Reset State
1	RESET	—	—	—	—	V <sub>DDX</sub>	PULLUF	)

MC9S12G Family Reference Manual Rev.1.27

<lowest< th=""><th>Function -PRIORITY-</th><th colspan="2">n<b>ction</b> ORITYhighest&gt;</th><th>Power</th><th colspan="2">Internal Pull Resistor</th></lowest<>		Function -PRIORITY-	n <b>ction</b> ORITYhighest>		Power	Internal Pull Resistor		
Package Pin	Pin	2nd Func.	3rd Func.	4th Func	5th Func	Supply	CTRL Reset State	
28	PT4	IOC4	_	_	_	V <sub>DDX</sub>	PERT/PPST	Disabled
29	PT3	IOC3	—	_	—	V <sub>DDX</sub>	PERT/PPST	Disabled
30	PT2	IOC2	—	_	—	V <sub>DDX</sub>	PERT/PPST	Disabled
31	PT1	IOC1	ĪRQ	_	—	V <sub>DDX</sub>	PERT/PPST	Disabled
32	PT0	IOC0	XIRQ	_	—	V <sub>DDX</sub>	PERT/PPST	Disabled
33	PAD0	KWAD0	AN0	_	_	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
34	PAD8	KWAD8	AN8	_	_	V <sub>DDA</sub>	PER0AD/PPS0AD	Disabled
35	PAD1	KWAD1	AN1	_	_	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
36	PAD9	KWAD9	AN9	_	_	V <sub>DDA</sub>	PER0ADPPS0AD	Disabled
37	PAD2	KWAD2	AN2	_	_	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
38	PAD10	KWAD10	AN10	_	_	V <sub>DDA</sub>	PER0AD/PPS0AD	Disabled
39	PAD3	KWAD3	AN3	_	_	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
40	PAD11	KWAD11	AN11	_	_	V <sub>DDA</sub>	PER0AD/PPS0AD	Disabled
41	PAD4	KWAD4	AN4	_	_	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
42	PAD12	KWAD12		_	_	V <sub>DDA</sub>	PER0AD/PPS0AD	Disabled
43	PAD5	KWAD5	AN5	_	_	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
44	PAD13	KWAD13		_	—	V <sub>DDA</sub>	PER0AD/PPS0AD	Disabled
45	PAD6	KWAD6	AN6	_	_	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
46	PAD14	KWAD14		_	—	V <sub>DDA</sub>	PER0AD/PPS0AD	Disabled
47	PAD7	KWAD7	AN7	_	—	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
48	PAD15	KWAD15		_	—	V <sub>DDA</sub>	PER0AD/PPS0AD	Disabled
49	VRH	_	—	_	—	—	_	_
50	VDDA	_	—	_	—	—	—	_
51	VSSA	_	_	_	—	—	_	_
52	PS0	RXD0	—	_	—	V <sub>DDX</sub>	PERS/PPSS	Up
53	PS1	TXD0	_	—	_	V <sub>DDX</sub>	PERS/PPSS	Up
54	PS2	RXD1	—	—	_	V <sub>DDX</sub>	PERS/PPSS	Up
55	PS3	TXD1	—	_	_	V <sub>DDX</sub>	PERS/PPSS	Up
56	PS4	MISO0	_	—	_	V <sub>DDX</sub>	PERS/PPSS	Up

 Table 1-24.
 64-Pin LQFP Pinout for S12GA96 and S12GA128

## Chapter 2 Port Integration Module (S12GPIMV1)

## **Revision History**

Rev. No. (Item No.)	Date (Submitted By)	Sections Affected	Substantial Change(s)
V01.01	01 Dec 2010	Table 2-4 Table 2-5 Table 2-8 Table 2-16 Table 2-17	<ul> <li>Removed TXD2 and RXD2 from PM1 and PM0 for G64</li> <li>Simplified input buffer control description on port C and AD</li> <li>Corrected DAC signal priorities on pins PAD10 and PAD11 with shared AMP and DACU output functions</li> </ul>
V01.02	30 Aug 2011	2.4.3.40/2-224 2.4.3.48/2-230 2.4.3.63/2-239 2.4.3.64/2-240	Corrected PIFx descriptions
V01.03	15 Mar 2012	Table 2-2./2-150 Table 2-4./2-154	Added GA and GNA derivatives

## 2.1 Introduction

This section describes the S12G-family port integration module (PIM) in its configurations depending on the family devices in their available package options.

It is split up into two parts, firstly determining the routing of the various signals to the available package pins ("PIM Routing") and secondly describing the general-purpose port related logic ("PIM Ports").

## 2.1.1 Glossary

### Table 2-1. Glossary Of Terms

Term	Definition
Pin	Package terminal with a unique number defined in the device pinout section
Signal	Input or output line of a peripheral module or general-purpose I/O function arbitrating for a dedicated pin
Port	Group of general-purpose I/O pins sharing peripheral signals

APICLKS7	API_EXTCLK Associated Pin
0	PB1 (100 LQFP) PP0 (64/48/32 LQFP) N.C. (20TSSOP)
1	PS7

#### Table 2-59. API\_EXTCLK Routing Options

#### Table 2-60. Package Options

PKGCR2	PKGCR1	PKGCR0	Selected Package	
1	1	1	Reserved <sup>1</sup>	
1	1	0	100 LQFP	
1	0	1	Reserved	
1	0	0	64 LQFP	
0	1	1	48 LQFP	
0	1	0	Reserved	
0	0	1	32 LQFP	
0	0	0	20 TSSOP	

1 Reading this value indicates an illegal code write or uninitialized factory programming.

#### Port P Data Register (PTP) 2.4.3.34



1 Read: Anytime. The data source is depending on the data direction value. Write: Anytime

Access: User read/write1

#### S12S Debug Module (S12SDBGV2)

All comparators are disabled in BDM and during BDM accesses.

The comparator match control logic (see Figure 8-23) configures comparators to monitor the buses for an exact address or an address range, whereby either an access inside or outside the specified range generates a match condition. The comparator configuration is controlled by the control register contents and the range control by the DBGC2 contents.

A match can initiate a transition to another state sequencer state (see Section 8.4.4, "State Sequence Control"). The comparator control register also allows the type of access to be included in the comparison through the use of the RWE, RW, SZE, and SZ bits. The RWE bit controls whether read or write comparison is enabled for the associated comparator and the RW bit selects either a read or write access for a valid match. Similarly the SZE and SZ bits allow the size of access (word or byte) to be considered in the compare. Only comparators A and B feature SZE and SZ.

The TAG bit in each comparator control register is used to determine the match condition. By setting TAG, the comparator qualifies a match with the output of opcode tracking logic and a state sequencer transition occurs when the tagged instruction reaches the CPU execution stage. Whilst tagging the RW, RWE, SZE, and SZ bits and the comparator data registers are ignored; the comparator address register must be loaded with the exact opcode address.

If the TAG bit is clear (forced type match) a comparator match is generated when the selected address appears on the system address bus. If the selected address is an opcode address, the match is generated when the opcode is fetched from the memory, which precedes the instruction execution by an indefinite number of cycles due to instruction pipelining. For a comparator match of an opcode at an odd address when TAG = 0, the corresponding even address must be contained in the comparator register. Thus for an opcode at odd address (n), the comparator register must contain address (n–1).

Once a successful comparator match has occurred, the condition that caused the original match is not verified again on subsequent matches. Thus if a particular data value is verified at a given address, this address may not still contain that data value when a subsequent match occurs.

Match[0, 1, 2] map directly to Comparators [A, B, C] respectively, except in range modes (see Section 8.3.2.4, "Debug Control Register2 (DBGC2)). Comparator channel priority rules are described in the priority section (Section 8.4.3.4, "Channel Priorities).

### 8.4.2.1 Single Address Comparator Match

With range comparisons disabled, the match condition is an exact equivalence of address bus with the value stored in the comparator address registers. Further qualification of the type of access (R/W, word/byte) and databus contents is possible, depending on comparator channel.

### 8.4.2.1.1 Comparator C

Comparator C offers only address and direction (R/W) comparison. The exact address is compared, thus with the comparator address register loaded with address (n) a word access of address (n-1) also accesses (n) but does not cause a match.

#### S12S Debug Module (S12SDBGV2)

Bit	Description
0 PC16	<b>Program Counter bit 16</b> — In Normal and Loop1 mode this bit corresponds to program counter bit 16.

#### Table 8-39. PCH Field Descriptions (continued)

## 8.4.5.4 Trace Buffer Organization (Compressed Pure PC mode)

Table 8-40. Trace Buffer Organization Example (Compressed PurePC mode)

Modo	Line 2-bits		6-bits	6-bits	6-bits				
Mode	Number	Field 3	Field 2	Field 1	Field 0				
	Line 1	00	PC1	(Initial 18-bit PC Base Add	ress)				
	Line 2	11	PC4	PC3	PC2				
Compressed	Line 3	01	0	0	PC5				
Pure PC Mode	Line 4	00	PC6 (New 18-bit PC Base Address)						
	Line 5	10	0	PC8	PC7				
	Line 6	00	PC9	PC9 (New 18-bit PC Base Address)					

### NOTE

Configured for end aligned triggering in compressed PurePC mode, then after rollover it is possible that the oldest base address is overwritten. In this case all entries between the pointer and the next base address have lost their base address following rollover. For example in Table 8-40 if one line of rollover has occurred, Line 1, PC1, is overwritten with a new entry. Thus the entries on Lines 2 and 3 have lost their base address. For reconstruction of program flow the first base address following the pointer must be used, in the example, Line 4. The pointer points to the oldest entry, Line 2.

### Field3 Bits in Compressed Pure PC Modes

Table 8-41. Compressed Pure PC Mode Field 3 Information Bit Encoding

INF1	INF0	TRACE BUFFER ROW CONTENT
0	0	Base PC address TB[17:0] contains a full PC[17:0] value
0	1	Trace Buffer[5:0] contain incremental PC relative to base address zero value
1	0	Trace Buffer[11:0] contain next 2 incremental PCs relative to base address zero value
1	1	Trace Buffer[17:0] contain next 3 incremental PCs relative to base address zero value

Each time that PC[17:6] differs from the previous base PC[17:6], then a new base address is stored. The base address zero value is the lowest address in the 64 address range

The first line of the trace buffer always gets a base PC address, this applies also on rollover.

#### S12 Clock, Reset and Power Management Unit (S12CPMU)

The clock source for the COP is either ACLK, IRCCLK or OSCCLK depending on the setting of the COPOSCSEL0 and COPOSCSEL1 bit (see also Table 10-6).

In Stop Mode with PSTP=1 (Pseudo Stop Mode), COPOSCSEL0=1 and COPOSCEL1=0 and PCE=1 the COP continues to run, else the COP counter halts in Stop Mode with COPOSCSEL1=0. In Full Stop Mode and Pseudo Stop Mode with COPOSCSEL1=1 the COP continues to run.

#### 0x003C

_	7	6	5	4	3	2	1	0
R		DEDCK	0	0	0	CD2		CPO
W	WCOP	RODOR	WRTMASK			UNZ	UNI	CRU
Reset	F	0	0	0	0	F	F	F

After de-assert of System Reset the values are automatically loaded from the Flash memory. See Device specification for details.



= Unimplemented or Reserved

### Figure 10-12. S12CPMU COP Control Register (CPMUCOP)

### Read: Anytime

Write:

- 1. RSBCK: Anytime in Special Mode; write to "1" but not to "0" in Normal Mode
- 2. WCOP, CR2, CR1, CR0:
  - Anytime in Special Mode, when WRTMASK is 0, otherwise it has no effect
  - Write once in Normal Mode, when WRTMASK is 0, otherwise it has no effect.
    - Writing CR[2:0] to "000" has no effect, but counts for the "write once" condition.
    - Writing WCOP to "0" has no effect, but counts for the "write once" condition.

When a non-zero value is loaded from Flash to CR[2:0] the COP time-out period is started.

A change of the COPOSCSEL0 or COPSOCSEL1 bit (writing a different value) or loosing UPOSC status while COPOSCSEL1 is clear and COPOSCSEL0 is set, re-starts the COP time-out period.

In Normal Mode the COP time-out period is restarted if either of these conditions is true:

- 1. Writing a non-zero value to CR[2:0] (anytime in Special Mode, once in Normal Mode) with WRTMASK = 0.
- 2. Writing WCOP bit (anytime in Special Mode, once in Normal Mode) with WRTMASK = 0.
- 3. Changing RSBCK bit from "0" to "1".

In Special Mode, any write access to CPMUCOP register restarts the COP time-out period.

#### Analog-to-Digital Converter (ADC10B12CV2)

Address	Name		Bit 7	6	5	4	3	2	1	Bit 0
0x0003	ATDCTL3	R W	DJM	S8C	S4C	S2C	S1C	FIFO	FRZ1	FRZ0
0x0004	ATDCTL4	R W	SMP2	SMP1	SMP0			PRS[4:0]		
0x0005	ATDCTL5	R W	0	SC	SCAN	MULT	CD	СС	СВ	CA
0x0006	ATDSTAT0	R W	SCF	0	ETORF	FIFOR	CC3	CC2	CC1	CC0
0x0007	Unimple- mented	R W	0	0	0	0	0	0	0	0
0x0008	ATDCMPEH	R W	0	0	0	0		CMPE	[11:8]	
0x0009	ATDCMPEL	R W				CM	PE[7:0]			
0x000A	ATDSTAT2H	R W	0	0	0	0		CCF[	11:8]	
0x000B	ATDSTAT2L	R W				CC	F[7:0]			
0x000C	ATDDIENH	R W	1	1	1	1		IEN[	11:8]	
0x000D	ATDDIENL	R W				IE	N[7:0]			
0x000E	ATDCMPHTH	R W	0	0	0	0		CMPH	T[11:8]	
0x000F	ATDCMPHTL	R W				CMF	PHT[7:0]			
0x0010	ATDDR0	R W		See S and Se	ection 13.3. ection 13.3.2	.2.12.1, "Let 2.12.2, "Rigl	ft Justified Re ht Justified R	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x0012	ATDDR1	R W		See S and Se	ection 13.3. ection 13.3.2	.2.12.1, "Let 2.12.2, "Rigl	ft Justified Re ht Justified R	esult Data (D. esult Data (D	JM=0)" JM=1)"	
0x0014	ATDDR2	R W		See S and Se	ection 13.3. ection 13.3.2	.2.12.1, "Let 2.12.2, "Rigl	ft Justified Re ht Justified R	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x0016	ATDDR3	R W		See S and Se	ection 13.3. ection 13.3.2	.2.12.1, "Let 2.12.2, "Rigl	ft Justified Re ht Justified R	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x0018	ATDDR4	R W		See S and Se	ection 13.3. ection 13.3.2	.2.12.1, "Let 2.12.2, "Rigl	ft Justified Re ht Justified R	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x001A	ATDDR5	R W		See S and Se	ection 13.3. ection 13.3.2	.2.12.1, "Let 2.12.2, "Rigl	ft Justified Re ht Justified R	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x001C	ATDDR6	R W		See S and Se	ection 13.3. ection 13.3.2	.2.12.1, "Let 2.12.2, "Rigl	ft Justified Re ht Justified R	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x001E	ATDDR7	R W		See S and Se	ection 13.3. ection 13.3.2	.2.12.1, "Let 2.12.2, "Rigl	ft Justified Re ht Justified R	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x0020	ATDDR8	R W		See S and Se	ection 13.3. ection 13.3.2	.2.12.1, "Let 2.12.2, "Rigl	ft Justified Re ht Justified R	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x0022	ATDDR9	R W		See S and Se	ection 13.3.	.2.12.1, "Let 2.12.2, "Rigl	ft Justified Re	esult Data (D esult Data (D	JM=0)" JM=1)"	
				= Unimpler	nented or R	eserved				

Figure 13-2. ADC10B12C Register Summary (Sheet 2 of 3)

MC9S12G Family Reference Manual Rev.1.27

sc	CD	сс	СВ	СА	Analog Input Channel
0	0	0	0	0	ANO
	0	0	0	1	AN1
	0	0	1	0	AN2
	0	0	1	1	AN3
	0	1	0	0	AN4
	0	1	0	1	AN5
	0	1	1	0	AN6
	0	1	1	1	AN7
	1	0	0	0	AN8
	1	0	0	1	AN9
	1	0	1	0	AN10
	1	0	1	1	AN11
	1	1	0	0	AN12
	1	1	0	1	AN13
	1	1	1	0	AN14
	1	1	1	1	AN15
1	0	0	0	0	Internal_6,
	0	0	0	1	Internal_7
	0	0	1	0	Internal_0
	0	0	1	1	Internal_1
	0	1	0	0	VRH
	0	1	0	1	VRL
	0	1	1	0	(VRH+VRL) / 2
	0	1	1	1	Reserved
	1	0	0	0	Internal_2
	1	0	0	1	Internal_3
	1	0	1	0	Internal_4
	1	0	1	1	Internal_5
	1	1	Х	Х	Reserved

Table 15-15. Analog Input Channel Select Coding

Input Signal VRL = 0 Volts VRH = 5.12 Volts	8-Bit Codes (resolution=20mV)	10-Bit Codes (resolution=5mV)	12-Bit Codes (transfer curve has 1.25mV offset) (resolution=1.25mV)
5.120 Volts	255	1023	4095
0.022	1	4	17
0.020	1	4	16
0.018	1	4	14
0.016	1	3	12
0.014	1	3	11
0.012	1	2	9
0.010	1	2	8
0.008	0	2	6
0.006	0	1	4
0.004	0	1	3
0.003	0	1	2
0.002	0	0	1
0.000	0	0	0

### Table 16-9. Examples of ideal decimal ATD Results

Table 16-10. Conversion Sequence Length Coding

S8C	S4C	S2C	S1C	Number of Conversions per Sequence
0	0	0	0	16
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

### 16.3.2.12.2 Right Justified Result Data (DJM=1)



#### Figure 16-15. Right justified ATD conversion result register (ATDDRn)

Table 16-22 shows how depending on the A/D resolution the conversion result is transferred to the ATD result registers for right justified data. Compare is always done using all 12 bits of both the conversion result and the compare value in ATDDRn.

A/D resolution	DJM	conversion result mapping to ATDDR <i>n</i>
8-bit data	1	Result-Bit[7:0] = result, Result-Bit[11:8]=0000
10-bit data	1	Result-Bit[9:0] = result, Result-Bit[11:10]=00
12-bit data	1	Result-Bit[11:0] = result

Table 16-22. Conversion result mapping to ATDDRn

## 21.4.3.1 Clock Phase and Polarity Controls

Using two bits in the SPI control register 1, software selects one of four combinations of serial clock phase and polarity.

The CPOL clock polarity control bit specifies an active high or low clock and has no significant effect on the transmission format.

The CPHA clock phase control bit selects one of two fundamentally different transmission formats.

Clock phase and polarity should be identical for the master SPI device and the communicating slave device. In some cases, the phase and polarity are changed between transmissions to allow a master device to communicate with peripheral slaves having different requirements.

## 21.4.3.2 CPHA = 0 Transfer Format

The first edge on the SCK line is used to clock the first data bit of the slave into the master and the first data bit of the master into the slave. In some peripherals, the first bit of the slave's data is available at the slave's data out pin as soon as the slave is selected. In this format, the first SCK edge is issued a half cycle after  $\overline{SS}$  has become low.

A half SCK cycle later, the second edge appears on the SCK line. When this second edge occurs, the value previously latched from the serial data input pin is shifted into the LSB or MSB of the shift register, depending on LSBFE bit.

After this second edge, the next bit of the SPI master data is transmitted out of the serial data output pin of the master to the serial input pin on the slave. This process continues for a total of 16 edges on the SCK line, with data being latched on odd numbered edges and shifted on even numbered edges.

Data reception is double buffered. Data is shifted serially into the SPI shift register during the transfer and is transferred to the parallel SPI data register after the last bit is shifted in.

After 2n<sup>1</sup> (last) SCK edges:

- Data that was previously in the master SPI data register should now be in the slave data register and the data that was in the slave data register should be in the master.
- The SPIF flag in the SPI status register is set, indicating that the transfer is complete.

Figure 21-12 is a timing diagram of an SPI transfer where CPHA = 0. SCK waveforms are shown for CPOL = 0 and CPOL = 1. The diagram may be interpreted as a master or slave timing diagram because the SCK, MISO, and MOSI pins are connected directly between the master and the slave. The MISO signal is the output from the slave and the MOSI signal is the output from the master. The  $\overline{SS}$  pin of the master must be either high or reconfigured as a general-purpose output not affecting the SPI.

<sup>1.</sup> n depends on the selected transfer width, please refer to Section 21.3.2.2, "SPI Control Register 2 (SPICR2)

Table 22-9.	Edge	Detector	Circuit	Configuration
-------------	------	----------	---------	---------------

EDGnB	EDGnA	Configuration
1	1	Capture on any edge (rising or falling)

## 22.3.2.8 Timer Interrupt Enable Register (TIE)

Module Base + 0x000C



Figure 22-14. Timer Interrupt Enable Register (TIE)

Read: Anytime

Write: Anytime.

#### Table 22-10. TIE Field Descriptions

Note: Writing to unavailable bits has no effect. Reading from unavailable bits return a zero

Field	Description
5:0 C5I:C0I	Input Capture/Output Compare "x" Interrupt Enable — The bits in TIE correspond bit-for-bit with the bits in the TFLG1 status register. If cleared, the corresponding flag is disabled from causing a hardware interrupt. If set, the corresponding flag is enabled to cause a interrupt.

## 22.3.2.9 Timer System Control Register 2 (TSCR2)

Module Base + 0x000D



Read: Anytime

Write: Anytime.

#### Table 23-4. OC7M Field Descriptions

Field	Description
7:0 OC7M[7:0]	<ul> <li>Output Compare 7 Mask — A channel 7 event, which can be a counter overflow when TTOV[7] is set or a successful output compare on channel 7, overrides any channel 6:0 compares. For each OC7M bit that is set, the output compare action reflects the corresponding OC7D bit.</li> <li>0 The corresponding OC7Dx bit in the output compare 7 data register will not be transferred to the timer port on a channel 7 event, even if the corresponding pin is setup for output compare.</li> <li>1 The corresponding OC7Dx bit in the output compare 7 data register will be transferred to the timer port on a channel 7 event.</li> <li>Note: The corresponding channel must also be setup for output compare (IOSx = 1 and OCPDx = 0) for data to be transferred from the output compare 7 data register to the timer port.</li> </ul>

## 23.3.2.4 Output Compare 7 Data Register (OC7D)

1.

Module Base + 0x0003



Figure 23-9. Output Compare 7 Data Register (OC7D)

Read: Anytime

Write: Anytime

#### Table 23-5. OC7D Field Descriptions

Field	Description
7:0 OC7D[7:0]	<b>Output Compare 7 Data</b> — A channel 7 event, which can be a counter overflow when TTOV[7] is set or a successful output compare on channel 7, can cause bits in the output compare 7 data register to transfer to the timer port data register depending on the output compare 7 mask register.

## 23.3.2.5 Timer Count Register (TCNT)

Module Base + 0x0004



Figure 23-10. Timer Count Register High (TCNTH)

MC9S12G Family Reference Manual Rev.1.27

Table 24-7. FCLKDIV Field	Descriptions (continued)
---------------------------	--------------------------

Field	Description
6 FDIVLCK	<ul> <li>Clock Divider Locked</li> <li>FDIV field is open for writing</li> <li>FDIV value is locked and cannot be changed. Once the lock bit is set high, only reset can clear this bit and restore writability to the FDIV field in normal mode.</li> </ul>
5–0 FDIV[5:0]	<b>Clock Divider Bits</b> — FDIV[5:0] must be set to effectively divide BUSCLK down to 1 MHz to control timed events during Flash program and erase algorithms. Table 24-8 shows recommended values for FDIV[5:0] based on the BUSCLK frequency. Please refer to Section 24.4.4, "Flash Command Operations," for more information.

BUSCLK Frequency (MHz)		FDIV[5:0]	BUSCLI (	( Frequency MHz)	FDIV[5:0]
MIN <sup>1</sup>	MAX <sup>2</sup>		MIN <sup>1</sup>	MAX <sup>2</sup>	
1.0	1.6	0x00	16.6	17.6	0x10
1.6	2.6	0x01	17.6	18.6	0x11
2.6	3.6	0x02	18.6	19.6	0x12
3.6	4.6	0x03	19.6	20.6	0x13
4.6	5.6	0x04	20.6	21.6	0x14
5.6	6.6	0x05	21.6	22.6	0x15
6.6	7.6	0x06	22.6	23.6	0x16
7.6	8.6	0x07	23.6	24.6	0x17
8.6	9.6	0x08	24.6	25.6	0x18
9.6	10.6	0x09			
10.6	11.6	0x0A			
11.6	12.6	0x0B			
12.6	13.6	0x0C			
13.6	14.6	0x0D			
14.6	15.6	0x0E			
15.6	16.6	0x0F			

Table 24-8. FDIV values for various BUSCLK Frequencies

<sup>1</sup> BUSCLK is Greater Than this value.

<sup>2</sup> BUSCLK is Less Than or Equal to this value.

## 24.3.2.2 Flash Security Register (FSEC)

The FSEC register holds all bits associated with the security of the MCU and Flash module.

## 29.3.2.11 Flash Common Command Object Register (FCCOB)

The FCCOB is an array of six words addressed via the CCOBIX index found in the FCCOBIX register. Byte wide reads and writes are allowed to the FCCOB register.



### 29.3.2.11.1 FCCOB - NVM Command Mode

NVM command mode uses the indexed FCCOB register to provide a command code and its relevant parameters to the Memory Controller. The user first sets up all required FCCOB fields and then initiates the command's execution by writing a 1 to the CCIF bit in the FSTAT register (a 1 written by the user clears the CCIF command completion flag to 0). When the user clears the CCIF bit in the FSTAT register all FCCOB parameter fields are locked and cannot be changed by the user until the command completes (as evidenced by the Memory Controller returning CCIF to 1). Some commands return information to the FCCOB register array.

The generic format for the FCCOB parameter fields in NVM command mode is shown in Table 29-24. The return values are available for reading after the CCIF flag in the FSTAT register has been returned to 1 by the Memory Controller. Writes to the unimplemented parameter fields (CCOBIX = 110 and CCOBIX = 111) are ignored with reads from these fields returning 0x0000.

Table 29-24 shows the generic Flash command format. The high byte of the first word in the CCOB array contains the command code, followed by the parameters for this specific Flash command. For details on the FCCOB settings required by each command, see the Flash command descriptions in Section 29.4.6.

CCOBIX[2:0]	Byte	FCCOB Parameter Fields (NVM Command Mode)
000	HI	FCMD[7:0] defining Flash command
000	LO	6'h0, Global address [17:16]
001	HI	Global address [15:8]
001	LO	Global address [7:0]

Table 29-24. FCCOB - NVM Command Mode (Typical Usage)



All bits in the FRSV7 register read 0 and are not writable.

## 30.4 Functional Description

### 30.4.1 Modes of Operation

The FTMRG192K2 module provides the modes of operation normal and special . The operating mode is determined by module-level inputs and affects the FCLKDIV, FCNFG, and EEPROT registers (see Table 30-27).

### 30.4.2 IFR Version ID Word

The version ID word is stored in the IFR at address  $0x0_40B6$ . The contents of the word are defined in Table 30-26.

[15:4]	[3:0]
Reserved	VERNUM

Table 30-26	IFR	Version	ID	Fields
-------------	-----	---------	----	--------

CCOBIX[2:0]	FCCOB Parameters		
000	0x0E Flash block selection code [1:0]. See Table 30-34		
001	Margin level setting.		

Table 30-57.	Set Field Margin	Level Command	FCCOB	Requirements
--------------	------------------	---------------	-------	--------------

Upon clearing CCIF to launch the Set Field Margin Level command, the Memory Controller will set the field margin level for the targeted block and then set the CCIF flag.

### NOTE

When the EEPROM block is targeted, the EEPROM field margin levels are applied only to the EEPROM reads. However, when the P-Flash block is targeted, the P-Flash field margin levels are applied to both P-Flash and EEPROM reads. It is not possible to apply field margin levels to the P-Flash block only.

Valid margin level settings for the Set Field Margin Level command are defined in Table 30-58.

CCOB (CCOBIX=001)	Level Description
0x0000	Return to Normal Level
0x0001	User Margin-1 Level <sup>1</sup>
0x0002	User Margin-0 Level <sup>2</sup>
0x0003	Field Margin-1 Level <sup>1</sup>
0x0004	Field Margin-0 Level <sup>2</sup>

Table 30-58. Valid Set Field Margin Level Settings

<sup>1</sup> Read margin to the erased state

<sup>2</sup> Read margin to the programmed state

#### Table 30-59. Set Field Margin Level Command Error Handling

Register	Error Bit	Error Condition
ACCERR FSTAT FPVIOL MGSTAT		Set if CCOBIX[2:0] != 001 at command launch.
	ACCERR	Set if command not available in current mode (see Table 30-27).
		Set if an invalid margin level setting is supplied.
	FPVIOL	None
	MGSTAT1	None
	MGSTAT0	None

CCOBIX[2:0]	FCCOB Parameters		
000	0x03	Global address [17:16] of a P-Flash block	
001	Global address [15:0] of the first phrase to be verified		
010	Number of phrases to be verified		

 Table 31-36. Erase Verify P-Flash Section Command FCCOB Requirements

Upon clearing CCIF to launch the Erase Verify P-Flash Section command, the Memory Controller will verify the selected section of Flash memory is erased. The CCIF flag will set after the Erase Verify P-Flash Section operation has completed. If the section is not erased, it means blank check failed, both MGSTAT bits will be set.

Table 31-37. Erase Verify P-Flash Section Command Error Handling

Register	Error Bit	Error Condition
FSTAT		Set if CCOBIX[2:0] != 010 at command launch
		Set if command not available in current mode (see Table 31-27)
	ACCERR	Set if an invalid global address [17:0] is supplied see Table 31-3)
		Set if a misaligned phrase address is supplied (global address [2:0] != 000)
		Set if the requested section crosses a the P-Flash address boundary
	FPVIOL	None
	MGSTAT1	Set if any errors have been encountered during the read or if blank check failed.
	MGSTAT0	Set if any non-correctable errors have been encountered during the read or if blank check failed.

## 31.4.6.4 Read Once Command

The Read Once command provides read access to a reserved 64 byte field (8 phrases) located in the nonvolatile information register of P-Flash. The Read Once field is programmed using the Program Once command described in Section 31.4.6.6. The Read Once command must not be executed from the Flash block containing the Program Once reserved field to avoid code runaway.

CCOBIX[2:0]	FCCOB Parameters	
000	0x04	Not Required
001	Read Once phrase index (0x0000 - 0x0007)	
010	Read Once word 0 value	
011	Read Once word 1 value	
100	Read Once word 2 value	
101	Read Once word 3 value	