

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	12V1
Core Size	16-Bit
Speed	25MHz
Connectivity	CANbus, IrDA, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	40
Program Memory Size	240KB (240K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	11K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 5.5V
Data Converters	A/D 16x12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s12ga240f0vlf">https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s12ga240f0vlf</a>

20.1.1	Glossary .....	653
20.1.2	Features .....	654
20.1.3	Modes of Operation .....	654
20.1.4	Block Diagram .....	655
20.2	External Signal Description .....	655
20.2.1	TXD — Transmit Pin .....	655
20.2.2	RXD — Receive Pin .....	655
20.3	Memory Map and Register Definition .....	655
20.3.1	Module Memory Map and Register Definition .....	656
20.3.2	Register Descriptions .....	656
20.4	Functional Description .....	667
20.4.1	Infrared Interface Submodule .....	668
20.4.2	LIN Support .....	669
20.4.3	Data Format .....	669
20.4.4	Baud Rate Generation .....	671
20.4.5	Transmitter .....	672
20.4.6	Receiver .....	677
20.4.7	Single-Wire Operation .....	685
20.4.8	Loop Operation .....	686
20.5	Initialization/Application Information .....	686
20.5.1	Reset Initialization .....	686
20.5.2	Modes of Operation .....	686
20.5.3	Interrupt Operation .....	687
20.5.4	Recovery from Wait Mode .....	689
20.5.5	Recovery from Stop Mode .....	689

## Chapter 21

### Serial Peripheral Interface (S12SPIV5)

21.1	Introduction .....	691
21.1.1	Glossary of Terms .....	691
21.1.2	Features .....	691
21.1.3	Modes of Operation .....	692
21.1.4	Block Diagram .....	692
21.2	External Signal Description .....	693
21.2.1	MOSI — Master Out/Slave In Pin .....	693
21.2.2	MISO — Master In/Slave Out Pin .....	694
21.2.3	<u>SS</u> — Slave Select Pin .....	694
21.2.4	SCK — Serial Clock Pin .....	694
21.3	Memory Map and Register Definition .....	694
21.3.1	Module Memory Map .....	694
21.3.2	Register Descriptions .....	695
21.4	Functional Description .....	703
21.4.1	Master Mode .....	704
21.4.2	Slave Mode .....	705
21.4.3	Transmission Formats .....	706

**Table 1-5. Assigned Part ID Numbers**

Device	Mask Set Number	Part ID
MC9S12GNA16	ON48A	0xF380
	ON57V	0xF380
MC9S12GN16	ON48A <sup>3</sup>	0xF380 <sup>3</sup>
	ON57V <sup>3</sup>	0xF380 <sup>3</sup>
	1N48A <sup>4</sup>	0xF381 <sup>4</sup>
	1N57V <sup>4</sup>	0xF381 <sup>4</sup>

<sup>1</sup> Only available in 48-pin LQFP and 64-pin LQFP<sup>2</sup> Only available in 32-pin LQFP<sup>3</sup> Only available in 48-pin LQFP and 48-pin QFN<sup>4</sup> Only available in 20-pin TSSOP and 32-pin LQFP

## 1.7 Signal Description and Device Pinouts

This section describes signals that connect off-chip. It includes a pinout diagram, a table of signal properties, and detailed discussion of signals. It is built from the signal description sections of the individual IP blocks on the device.

### 1.7.1 Pin Assignment Overview

Table 1-6 provides a summary of which ports are available for each package option.

**Table 1-6. Port Availability by Package Option**


Port	20 TSSOP	32 LQFP	48 LQFP 48 QFN	64 LQFP	100 LQFP	KGD (Die)
Port AD/ADC Channels	6	8	12	16	16	16
Port A pins	0	0	0	0	8	8
Port B pins	0	0	0	0	8	8
Port C pins	0	0	0	0	8	8
Port D pins	0	0	0	0	8	8
Port E pins	2	2	2	2	2	2
Port J	0	0	4	8	8	8
Port M	0	2	2	4	4	4
Port P	0	4	6	8	8	8
Port S	4	6	8	8	8	8
Port T	2	4	6	8	8	8

**Table 1-9. 32-Pin LQFP OPinout for S12GN16 and S12GN32**

Package Pin	Pin	Function <---lowest----PRIORITY----highest--->					Power Supply	Internal Pull Resistor	
		2nd Func.	3rd Func.	4th Func	5th Func	CTRL		Reset State	
32	PM1	—	—	—	—	V <sub>DDX</sub>	PERM/PPSM	Disabled	

<sup>1</sup> The regular I/O characteristics (see [Section A.2, “I/O Characteristics”](#)) apply if the EXTAL/XTAL function is disabled

### 1.8.1.3 Pinout 48-Pin LQFP/QFN

**Figure 1-5. 48-Pin LQFP/QFN Pinout for S12GN16 and S12GN32**

**Table 1-17. 64-Pin LQFP Pinout for S12G48 and S12G64**

Package Pin	Function <----lowest----PRIORITY----highest--->					Power Supply	Internal Pull Resistor	
	Pin	2nd Func.	3rd Func.	4th Func	5th Func		CTRL	Reset State
28	PT4	IOC4	—	—	—	V <sub>DDX</sub>	PERT/PPST	Disabled
29	PT3	IOC3	—	—	—	V <sub>DDX</sub>	PERT/PPST	Disabled
30	PT2	IOC2	—	—	—	V <sub>DDX</sub>	PERT/PPST	Disabled
31	PT1	IOC1	IRQ	—	—	V <sub>DDX</sub>	PERT/PPST	Disabled
32	PT0	IOC0	XIRQ	—	—	V <sub>DDX</sub>	PERT/PPST	Disabled
33	PAD0	KWAD0	AN0	—	—	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
34	PAD8	KWAD8	AN8	—	—	V <sub>DDA</sub>	PER0AD/PPS0AD	Disabled
35	PAD1	KWAD1	AN1	—	—	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
36	PAD9	KWAD9	AN9	ACMPO	—	V <sub>DDA</sub>	PER0ADPPS0AD	Disabled
37	PAD2	KWAD2	AN2	—	—	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
38	PAD10	KWAD10	AN10	ACMPP	—	V <sub>DDA</sub>	PER0AD/PPS0AD	Disabled
39	PAD3	KWAD3	AN3	—	—	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
40	PAD11	KWAD11	AN11	ACMPM	—	V <sub>DDA</sub>	PER0AD/PPS0AD	Disabled
41	PAD4	KWAD4	AN4	—	—	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
42	PAD12	KWAD12	—	—	—	V <sub>DDA</sub>	PER0AD/PPS0AD	Disabled
43	PAD5	KWAD5	AN5	—	—	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
44	PAD13	KWAD13	—	—	—	V <sub>DDA</sub>	PER0AD/PPS0AD	Disabled
45	PAD6	KWAD6	AN6	—	—	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
46	PAD14	KWAD14	—	—	—	V <sub>DDA</sub>	PER0AD/PPS0AD	Disabled
47	PAD7	KWAD7	AN7	—	—	V <sub>DDA</sub>	PER1AD/PPS1AD	Disabled
48	PAD15	KWAD15	—	—	—	V <sub>DDA</sub>	PER0AD/PPS0AD	Disabled
49	VRH	—	—	—	—	—	—	—
50	VDDA	—	—	—	—	—	—	—
51	VSSA	—	—	—	—	—	—	—
52	PS0	RXD0	—	—	—	V <sub>DDX</sub>	PERS/PPSS	Up
53	PS1	TXD0	—	—	—	V <sub>DDX</sub>	PERS/PPSS	Up
54	PS2	RXD1	—	—	—	V <sub>DDX</sub>	PERS/PPSS	Up
55	PS3	TXD1	—	—	—	V <sub>DDX</sub>	PERS/PPSS	Up
56	PS4	MISO0	—	—	—	V <sub>DDX</sub>	PERS/PPSS	Up

**Table 1-22. 100-Pin LQFP Pinout for S12G96 and S12G128**

<b>Package Pin</b>	<b>Function</b> -----lowest-----PRIORITY-----highest----->					<b>Power Supply</b>	<b>Internal Pull Resistor</b>	
	<b>Pin</b>	<b>2nd Func.</b>	<b>3rd Func.</b>	<b>4th Func.</b>			<b>CTRL</b>	<b>Reset State</b>
1	PJ6	KWJ6	SCK2	—	V <sub>DDX</sub>	PERJ/PPSJ	Up	
2	PJ5	KWJ5	MOSI2	—	V <sub>DDX</sub>	PERJ/PPSJ	Up	
3	PJ4	KWJ4	MISO2	—	V <sub>DDX</sub>	PERJ/PPSJ	Up	
4	PA0	—	—	—	V <sub>DDX</sub>	PUCR/PUPAE	Disabled	
5	PA1	—	—	—	V <sub>DDX</sub>	PUCR/PUPAE	Disabled	
6	PA2	—	—	—	V <sub>DDX</sub>	PUCR/PUPAE	Disabled	
7	PA3	—	—	—	V <sub>DDX</sub>	PUCR/PUPAE	Disabled	
8	RESET	—	—	—	V <sub>DDX</sub>	PULLUP		
9	VDDX1	—	—	—	—	—	—	—
10	VDDR	—	—	—	—	—	—	—
11	VSSX1	—	—	—	—	—	—	—
12	PE0 <sup>1</sup>	EXTAL	—	—	V <sub>DDX</sub>	PUCR/PDPEE	Down	
13	VSS	—	—	—	—	—	—	—
14	PE1 <sup>1</sup>	XTAL	—	—	V <sub>DDX</sub>	PUCR/PDPEE	Down	
15	TEST	—	—	—	N.A.	RESET pin	Down	
16	PA4	—	—	—	V <sub>DDX</sub>	PUCR/PUPAE	Disabled	
17	PA5	—	—	—	V <sub>DDX</sub>	PUCR/PUPAE	Disabled	
18	PA6	—	—	—	V <sub>DDX</sub>	PUCR/PUPAE	Disabled	
19	PA7	—	—	—	V <sub>DDX</sub>	PUCR/PUPAE	Disabled	
20	PJ0	KWJ0	MISO1	—	V <sub>DDX</sub>	PERJ/PPSJ	Up	
21	PJ1	KWJ1	MOSI1	—	V <sub>DDX</sub>	PERJ/PPSJ	Up	
22	PJ2	KWJ2	SCK1	—	V <sub>DDX</sub>	PERJ/PPSJ	Up	
23	PJ3	KWJ3	SS1	—	V <sub>DDX</sub>	PERJ/PPSJ	Up	
24	BKGD	MODC	—	—	V <sub>DDX</sub>	PUCR/BKPUE	Up	
25	PB0	ECLK	—	—	V <sub>DDX</sub>	PUCR/PUPBE	Disabled	
26	PB1	API_EXTC_LK	—	—	V <sub>DDX</sub>	PUCR/PUPBE	Disabled	
27	PB2	ECLKX2	—	—	V <sub>DDX</sub>	PUCR/PUPBE	Disabled	

A standard port pin has the following minimum features:


- Input/output selection
- 3.15 V - 5 V digital and analog input
- Input with selectable pullup or pulldown device

Optional features supported on dedicated pins:

- Open drain for wired-or connections
- Key-wakeup feature: External pin interrupt with glitch filtering, which can also be used for wakeup from stop mode.

## 2.1.4 Block Diagram

Figure 2-1. Block Diagram



## 2.2 PIM Routing - External Signal Description

This section lists and describes the signals that do connect off-chip.

[Table 2-3](#) shows the availability of I/O port pins for each group in the largest offered package option.

Table 2-3. Port Pin Availability (in largest package) per Device

Port	Device Group		
	G1 (100 pin)	G2 (64 pin)	G3 (48 pin)
A	7-0	-	-
B	7-0	-	-
C	7-0	-	-
D	7-0	-	-
E	1-0	1-0	1-0

Table 2-4. Signals and Priorities


Port	Pin	Signal	Signals per Device and Package (signal priority on pin from top to bottom)																Legend						
			GA240 / GA192	G240 / G192	GA240 / GA128 / G96 / GA36	G240 / G192	GA240 / GA192	G240 / G192	GA128 / GA128 / G96 / GA36	G64 / GA64 / G48 / GA48	GN48	GA240 / GA192	G240 / G192	GA128 / GA128 / G96 / GA36	G64 / GA64 / G48 / GA48	GN48	GN32 / GNA32	GN16 / GNA16	G64 / G48	GN48	GN32	GN16	GN32	GN16	
			100	64	48	32	20	I/O	Description																
AD	PAD7	ACMPM																							
		AN7	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		
		[PT1AD7]/ KWAD7	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		
	PAD6	ACMPP																							
		AN6	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		
		[PT1AD6]/ KWAD6	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		
	PAD5	ACMPO																				O	ACMP unsync. dig. out		
		ACMPM																				?	?	I	ACMP inverting input (-)
		AN5	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		
		TXD0																				?	?	I/O	SCI transmit
		IOC3																				?	?	I/O	Timer channel
		PWM3																				?	?	O	PWM channel
		ETRIG3																				?	?	I	ADC external trigger
	PAD4	[PT1AD5]/ KWAD5	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		
		ACMPP																				?	?	I	ACMP non-inv. input (+)
		AN4	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		
		RXD0																				?	?	I	SCI receive
		IOC2																				?	?	I/O	Timer channel
		PWM2																				?	?	O	PWM channel
		ETRIG2																				?	?	I	ADC external trigger
	PAD3	[PT1AD4]/ KWAD4	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		
		ACMPO																				?	?	O	ACMP unsync. dig. out
		AN3	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		
	PAD2-PAD 0	[PT1AD3]/ KWAD3	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		
		AN2-AN0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		
		[PT1AD2: PT1AD0]/ KWAD2- KWAD0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		

**Table 2-40. PTS Register Field Descriptions**

Field	Description
7-0 PTS	<b>Port S general-purpose input/output data</b> —Data Register When not used with an alternative signal, the associated pin can be used as general-purpose I/O. In general-purpose output mode the port data register bit value is driven to the pin. If the associated data direction bit is set to 1, a read returns the value of the port data register bit, otherwise the buffered pin input state is read.

### 2.4.3.21 Port S Input Register (PTIS)

Address 0x0249

Access: User read only<sup>1</sup>**Figure 2-22. Port S Input Register (PTIS)**


<sup>1</sup> Read: Anytime  
Write:Never

**Table 2-41. PTIS Register Field Descriptions**

Field	Description
7-0 PTIS	<b>Port S input data</b> — A read always returns the buffered input state of the associated pin. It can be used to detect overload or short circuit conditions on output pins.

### 2.4.3.22 Port S Data Direction Register (DDRS)

Address 0x024A

Access: User read/write<sup>1</sup>**Figure 2-23. Port S Data Direction Register (DDRS)**

<sup>1</sup> Read: Anytime  
Write: Anytime

Address	Name	Bit 7	6	5	4	3	2	1	Bit 0			
0x003B	CPMURTI	R W	RTDEC	RTR6	RTR5	RTR4	RTR3	RTR2	RTR1	RTR0		
0x003C	CPMUCOP	R W	WCOP	RSBCK	0	0	0	CR2	CR1	CR0		
0x003D	RESERVEDCP MUTEST0	R W	0	0	0	0	0	0	0			
0x003E	RESERVEDCP MUTEST1	R W	0	0	0	0	0	0	0			
0x003F	CPMU ARMCOP	R W	0	0	0	0	0	0	0			
0x02F0	RESERVED	R W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
0x02F1	CPMU LVCTL	R W	0	0	0	0	0	LVDS	LVIE	LVIF		
0x02F2	CPMU APICTL	R W	APICLK	0	0	APIES	APIEA	APIFE	APIE	APIF		
0x02F3	CPMUACLKTR	R W	ACLKTR5	ACLKTR4	ACLKTR3	ACLKTR2	ACLKTR1	ACLKTR0	0	0		
0x02F4	CPMUAPIRH	R W	APIR15	APIR14	APIR13	APIR12	APIR11	APIR10	APIR9	APIR8		
0x02F5	CPMUAPIRL	R W	APIR7	APIR6	APIR5	APIR4	APIR3	APIR2	APIR1	APIR0		
0x02F6	RESERVEDCP MUTEST3	R W	0	0	0	0	0	0	0			
0x02F7	RESERVED	R W	0	0	0	0	0	0	0			
0x02F8	CPMU IRCTRIMH	R W	TCTRIM[4:0]					0	IRCTRIM[9:8]			
0x02F9	CPMU IRCTRIML	R W	IRCTRIM[7:0]									
0x02FA	CPMUOSC	R W	OSCE	Reserved	OSCPINS_ EN	Reserved						
0x02FB	CPMUPROT	R W	0	0	0	0	0	0	0	PROT		
0x02FC	RESERVEDCP MUTEST2	R W	0	0	0	0	0	0	0			

= Unimplemented or Reserved

Figure 10-3. CPMU Register Summary



### 15.3.2.12.2 Right Justified Result Data (DJM=1)

Module Base +

0x0010 = ATDDR0, 0x0012 = ATDDR1, 0x0014 = ATDDR2, 0x0016 = ATDDR3  
 0x0018 = ATDDR4, 0x001A = ATDDR5, 0x001C = ATDDR6, 0x001E = ATDDR7  
 0x0020 = ATDDR8, 0x0022 = ATDDR9, 0x0024 = ATDDR10, 0x0026 = ATDDR11  
 0x0028 = ATDDR12, 0x002A = ATDDR13, 0x002C = ATDDR14, 0x002E = ATDDR15




Figure 15-15. Right justified ATD conversion result register (ATDDR $n$ )

Table 15-22 shows how depending on the A/D resolution the conversion result is transferred to the ATD result registers for right justified data. Compare is always done using all 12 bits of both the conversion result and the compare value in ATDDR $n$ .

Table 15-22. Conversion result mapping to ATDDR $n$

A/D resolution	DJM	conversion result mapping to ATDDR $n$
8-bit data	1	Result-Bit[7:0] = result, Result-Bit[11:8]=0000
10-bit data	1	Result-Bit[9:0] = result, Result-Bit[11:10]=00

Each channel counter can be read at anytime without affecting the count or the operation of the PWM channel.

Any value written to the counter causes the counter to reset to \$00, the counter direction to be set to up, the immediate load of both duty and period registers with values from the buffers, and the output to change according to the polarity bit. When the channel is disabled (PWME<sub>x</sub> = 0), the counter stops. When a channel becomes enabled (PWME<sub>x</sub> = 1), the associated PWM counter continues from the count in the PWMCNT<sub>x</sub> register. This allows the waveform to continue where it left off when the channel is re-enabled. When the channel is disabled, writing “0” to the period register will cause the counter to reset on the next selected clock.

#### **NOTE**

If the user wants to start a new “clean” PWM waveform without any “history” from the old waveform, the user must write to channel counter (PWMCNT<sub>x</sub>) prior to enabling the PWM channel (PWME<sub>x</sub> = 1).

Generally, writes to the counter are done prior to enabling a channel in order to start from a known state. However, writing a counter can also be done while the PWM channel is enabled (counting). The effect is similar to writing the counter when the channel is disabled, except that the new period is started immediately with the output set according to the polarity bit.

#### **NOTE**

Writing to the counter while the channel is enabled can cause an irregular PWM cycle to occur.

The counter is cleared at the end of the effective period (see [Section 19.4.2.5, “Left Aligned Outputs”](#) and [Section 19.4.2.6, “Center Aligned Outputs”](#) for more details).

**Table 19-12. PWM Timer Counter Conditions**

Counter Clears (\$00)	Counter Counts	Counter Stops
When PWMCNT <sub>x</sub> register written to any value	When PWM channel is enabled (PWME <sub>x</sub> = 1). Counts from last value in PWMCNT <sub>x</sub> .	When PWM channel is disabled (PWME <sub>x</sub> = 0)
Effective period ends		

#### **19.4.2.5 Left Aligned Outputs**

The PWM timer provides the choice of two types of outputs, left aligned or center aligned. They are selected with the CAEx bits in the PWMCAE register. If the CAEx bit is cleared (CAEx = 0), the corresponding PWM output will be left aligned.

In left aligned output mode, the 8-bit counter is configured as an up counter only. It compares to two registers, a duty register and a period register as shown in the block diagram in [Figure 19-16](#). When the PWM counter matches the duty register the output flip-flop changes state causing the PWM waveform to also change state. A match between the PWM counter and the period register resets the counter and the output flip-flop, as shown in [Figure 19-16](#), as well as performing a load from the double buffer period and duty register to the associated registers, as described in [Section 19.4.2.3, “PWM Period and Duty”](#). The counter counts from 0 to the value in the period register – 1.



Offset Module Base + 0x0005

	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	DFDIE	SFDIE
W								
Reset	0	0	0	0	0	0	0	0
	= Unimplemented or Reserved							

**Figure 26-10. Flash Error Configuration Register (FERCNFG)**

All assigned bits in the FERCNFG register are readable and writable.

**Table 26-14. FERCNFG Field Descriptions**

Field	Description
1 DFDIE	<b>Double Bit Fault Detect Interrupt Enable</b> — The DFDIE bit controls interrupt generation when a double bit fault is detected during a Flash block read operation. 0 DFDIF interrupt disabled 1 An interrupt will be requested whenever the DFDIF flag is set (see <a href="#">Section 26.3.2.8</a> )
0 SFDIE	<b>Single Bit Fault Detect Interrupt Enable</b> — The SFDIE bit controls interrupt generation when a single bit fault is detected during a Flash block read operation. 0 SFDIF interrupt disabled whenever the SFDIF flag is set (see <a href="#">Section 26.3.2.8</a> ) 1 An interrupt will be requested whenever the SFDIF flag is set (see <a href="#">Section 26.3.2.8</a> )

### 26.3.2.7 Flash Status Register (FSTAT)

The FSTAT register reports the operational status of the Flash module.

Offset Module Base + 0x0006

	7	6	5	4	3	2	1	0
R	CCIF	0	ACCERR	FPVIOL	MGBUSY	RSVD	MGSTAT[1:0]	
W								
Reset	1	0	0	0	0	0	0 <sup>1</sup>	0 <sup>1</sup>
	= Unimplemented or Reserved							

**Figure 26-11. Flash Status Register (FSTAT)**

<sup>1</sup> Reset value can deviate from the value shown if a double bit fault is detected during the reset sequence (see [Section 26.6](#)).

CCIF, ACCERR, and FPVIOL bits are readable and writable, MGBUSY and MGSTAT bits are readable but not writable, while remaining bits read 0 and are not writable.

The FPROT register, described in [Section 29.3.2.9](#), can be set to protect regions in the Flash memory from accidental program or erase. Three separate memory regions, one growing upward from global address 0x3\_8000 in the Flash memory (called the lower region), one growing downward from global address 0x3\_FFFF in the Flash memory (called the higher region), and the remaining addresses in the Flash memory, can be activated for protection. The Flash memory addresses covered by these protectable regions are shown in the P-Flash memory map. The higher address region is mainly targeted to hold the boot loader code since it covers the vector space. Default protection settings as well as security information that allows the MCU to restrict access to the Flash module are stored in the Flash configuration field as described in [Table 29-4](#).

**Table 29-4. Flash Configuration Field**

Global Address	Size (Bytes)	Description
0x3_FF00-0x3_FF07	8	Backdoor Comparison Key Refer to <a href="#">Section 29.4.6.11, “Verify Backdoor Access Key Command,” and Section 29.5.1, “Unsecuring the MCU using Backdoor Key Access”</a>
0x3_FF08-0x3_FF0B <sup>1</sup>	4	Reserved
0x3_FF0C <sup>1</sup>	1	P-Flash Protection byte. Refer to <a href="#">Section 29.3.2.9, “P-Flash Protection Register (FPROT)”</a>
0x3_FF0D <sup>1</sup>	1	EEPROM Protection byte. Refer to <a href="#">Section 29.3.2.10, “EEPROM Protection Register (DFPROT)”</a>
0x3_FF0E <sup>1</sup>	1	Flash Nonvolatile byte Refer to <a href="#">Section 29.3.2.16, “Flash Option Register (FOPT)”</a>
0x3_FF0F <sup>1</sup>	1	Flash Security byte Refer to <a href="#">Section 29.3.2.2, “Flash Security Register (FSEC)”</a>

<sup>1</sup> 0x3FF08-0x3\_FF0F form a Flash phrase and must be programmed in a single command write sequence. Each byte in the 0x3\_FF08 - 0x3\_FF0B reserved field should be programmed to 0xFF.


**Table 30-14. FERCNFG Field Descriptions**

Field	Description
1 DFDIE	<b>Double Bit Fault Detect Interrupt Enable</b> — The DFDIE bit controls interrupt generation when a double bit fault is detected during a Flash block read operation. 0 DFDIF interrupt disabled 1 An interrupt will be requested whenever the DFDIF flag is set (see <a href="#">Section 30.3.2.8</a> )
0 SFDIE	<b>Single Bit Fault Detect Interrupt Enable</b> — The SFDIE bit controls interrupt generation when a single bit fault is detected during a Flash block read operation. 0 SFDIF interrupt disabled whenever the SFDIF flag is set (see <a href="#">Section 30.3.2.8</a> ) 1 An interrupt will be requested whenever the SFDIF flag is set (see <a href="#">Section 30.3.2.8</a> )

### 30.3.2.7 Flash Status Register (FSTAT)

The FSTAT register reports the operational status of the Flash module.

Offset Module Base + 0x0006

**Figure 30-11. Flash Status Register (FSTAT)**

<sup>1</sup> Reset value can deviate from the value shown if a double bit fault is detected during the reset sequence (see [Section 30.6](#)).

CCIF, ACCERR, and FPVIOL bits are readable and writable, MGBUSY and MGSTAT bits are readable but not writable, while remaining bits read 0 and are not writable.

**Table 30-15. FSTAT Field Descriptions**

Field	Description
7 CCIF	<b>Command Complete Interrupt Flag</b> — The CCIF flag indicates that a Flash command has completed. The CCIF flag is cleared by writing a 1 to CCIF to launch a command and CCIF will stay low until command completion or command violation. 0 Flash command in progress 1 Flash command has completed
5 ACCERR	<b>Flash Access Error Flag</b> — The ACCERR bit indicates an illegal access has occurred to the Flash memory caused by either a violation of the command write sequence (see <a href="#">Section 30.4.4.2</a> ) or issuing an illegal Flash command. While ACCERR is set, the CCIF flag cannot be cleared to launch a command. The ACCERR bit is cleared by writing a 1 to ACCERR. Writing a 0 to the ACCERR bit has no effect on ACCERR. 0 No access error detected 1 Access error detected
4 FPVIOL	<b>Flash Protection Violation Flag</b> —The FPVIOL bit indicates an attempt was made to program or erase an address in a protected area of P-Flash or EEPROM memory during a command write sequence. The FPVIOL bit is cleared by writing a 1 to FPVIOL. Writing a 0 to the FPVIOL bit has no effect on FPVIOL. While FPVIOL is set, it is not possible to launch a command or start a command write sequence. 0 No protection violation detected 1 Protection violation detected

**Table 30-4).** The Verify Backdoor Access Key command must not be executed from the Flash block containing the backdoor comparison key to avoid code runaway.

**Table 30-52. Verify Backdoor Access Key Command FCCOB Requirements**

CCOBIX[2:0]	FCCOB Parameters	
000	0x0C	Not required
001	Key 0	
010	Key 1	
011	Key 2	
100	Key 3	

Upon clearing CCIF to launch the Verify Backdoor Access Key command, the Memory Controller will check the FSEC KEYEN bits to verify that this command is enabled. If not enabled, the Memory Controller sets the ACCERR bit in the FSTAT register and terminates. If the command is enabled, the Memory Controller compares the key provided in FCCOB to the backdoor comparison key in the Flash configuration field with Key 0 compared to 0x3\_FF00, etc. If the backdoor keys match, security will be released. If the backdoor keys do not match, security is not released and all future attempts to execute the Verify Backdoor Access Key command are aborted (set ACCERR) until a reset occurs. The CCIF flag is set after the Verify Backdoor Access Key operation has completed.

**Table 30-53. Verify Backdoor Access Key Command Error Handling**

Register	Error Bit	Error Condition
FSTAT	ACCERR	Set if CCOBIX[2:0] != 100 at command launch
		Set if an incorrect backdoor key is supplied
		Set if backdoor key access has not been enabled (KEYEN[1:0] != 10, see <a href="#">Section 30.3.2.2</a> )
		Set if the backdoor key has mismatched since the last reset
	FPVIOL	None
	MGSTAT1	None
	MGSTAT0	None

### 30.4.6.12 Set User Margin Level Command

The Set User Margin Level command causes the Memory Controller to set the margin level for future read operations of the P-Flash or EEPROM block.

**Table 30-54. Set User Margin Level Command FCCOB Requirements**

CCOBIX[2:0]	FCCOB Parameters	
000	0x0D	Flash block selection code [1:0]. See <a href="#">Table 30-34</a>
001	Margin level setting.	

## Electrical Characteristics

**Table A-16. Run and Wait Current Characteristics (Junction Temperature From +150°C To +160°C)**

Conditions are: $V_{DDR}=5.5V$ , $T_A=150^{\circ}C$ , see Table A-13. and Table A-14.							
Num	C	Rating	Symbol	Min	Typ	Max	Unit
S12GN16, S12GN32							
1	M	IDD Run Current (code execution from RAM)	$I_{DDRr}$		12.7		mA
2	C	IDD Run Current (code execution from flash)	$I_{DDRf}$		13.2		mA
3	M	IDD Wait Current	$I_{DDW}$		7.4		mA

**Table A-23. ADC Conversion Performance 5V range (Junction Temperature From -40°C To +150°C)**

S12GN16, S12GN32, S12GN48, S12G48, S12G64, S12G96, S12G128, S12G192, and S12G240								
Supply voltage $4.5V < V_{DDA} < 5.5V$ , $-40^{\circ}C < T_J < 150^{\circ}C$ , $V_{REF} = V_{RH} - V_{RL} = V_{DDA}$ , $f_{ADCCLK} = 8.0MHz$ The values are tested to be valid with no port AD output drivers switching simultaneous with conversions.								
Num	C	Rating <sup>1</sup>		Symbol	Min	Typ	Max	Unit
1	P	Resolution	10-Bit	LSB		5		mV
2	P	Differential Nonlinearity	10-Bit	DNL	-1	$\pm 0.5$	1	counts
3	P	Integral Nonlinearity	10-Bit	INL	-2	$\pm 1$	2	counts
4	P	Absolute Error <sup>2</sup>	10-Bit <sup>3</sup> 10-Bit <sup>4</sup>	AE	-3 -4	$\pm 2$ $\pm 2$	3 4	counts
5	C	Resolution	8-Bit	LSB		20		mV
6	C	Differential Nonlinearity	8-Bit	DNL	-0.5	$\pm 0.3$	0.5	counts
7	C	Integral Nonlinearity	8-Bit	INL	-1	$\pm 0.5$	1	counts
8	C	Absolute Error <sup>2</sup>	8-Bit	AE	-1.5	$\pm 1$	1.5	counts

<sup>1</sup> The 8-bit mode operation is structurally tested in production test. Absolute values are tested in 10-bit mode.

<sup>2</sup> These values include the quantization error which is inherently 1/2 count for any A/D converter.

<sup>3</sup> LQFP 48 and bigger

<sup>4</sup> LQFP 32 and smaller

In [Table A-52](#) the timing characteristics for slave mode are listed.

**Table A-52. SPI Slave Mode Timing Characteristics**

Conditions are $4.5 \text{ V} < V_{DD35} < 5.5 \text{ V}$ junction temperature from $-40^\circ\text{C}$ to $T_{Jmax}$ .							
Num	C	Characteristic	Symbol	Min	Typ	Max	Unit
1	D	SCK Frequency	$f_{sck}$	DC	—	1/4	$f_{bus}$
1	D	SCK Period	$t_{sck}$	4	—	$\infty$	$t_{bus}$
2	D	Enable Lead Time	$t_L$	4	—	—	$t_{bus}$
3	D	Enable Trail Time	$t_T$	4	—	—	$t_{bus}$
4	D	Clock (SCK) High or Low Time	$t_{wsck}$	4	—	—	$t_{bus}$
5	D	Data Setup Time (Inputs)	$t_{su}$	8	—	—	ns
6	D	Data Hold Time (Inputs)	$t_{hi}$	8	—	—	ns
7	D	Slave Access Time (time to data active)	$t_a$	—	—	20	ns
8	D	Slave MISO Disable Time	$t_{dis}$	—	—	22	ns
9	D	Data Valid after SCK Edge	$t_{vsck}$	—	—	$28 + 0.5 \cdot t_{bus}$ <sup>1</sup>	ns
10	D	Data Valid after $\overline{SS}$ fall	$t_{vss}$	—	—	$28 + 0.5 \cdot t_{bus}$ <sup>1</sup>	ns
11	D	Data Hold Time (Outputs)	$t_{ho}$	20	—	—	ns
12	D	Rise and Fall Time Inputs	$t_{rfi}$	—	—	9	ns
13	D	Rise and Fall Time Outputs	$t_{rfo}$	—	—	9	ns

<sup>1</sup> $0.5t_{bus}$  added due to internal synchronization delay

## A.16 ADC Conversion Result Reference

The reference voltage  $V_{DDF}$  is measured under the conditions shown in [Table A-53](#). The value stored in the IFR is the average of eight consecutive conversions at  $T_j=150^\circ\text{C}$  and eight consecutive conversions at  $T_j=-40^\circ\text{C}$ .

**Table A-53. Measurement Conditions**

Description	Symbol	Value	Unit
Regulator supply voltage	$V_{DDR}$	5	V
I/O supply voltage	$V_{DDX}$	5	V
Analog supply voltage	$V_{DDA}$	5	V
ADC reference voltage	$V_{RH}$	5	V
ADC clock	$f_{ADCCCLK}$	2	MHz
ADC sample time	$t_{SMP}$	4	ADC clock cycles
Bus frequency	$f_{bus}$	24	MHz
Junction temperature	$T_j$	150 and -40	°C
Code execution		from RAM	