

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

·XE

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, IEBus, SIO, UART/USART
Peripherals	DMA, PWM, Voltage Detect, WDT
Number of I/O	39
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30260f3agp-u3a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# How to Use This Manual

## 1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual. The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the M16C/26A Group (M16C/26A, M16C/26B, and M16C/26T). Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Technology Web site.

Document Type	Description	Document Title	Document No.
Hardware manual	Hardware specifications (pin assignments,	M16C/26A Group	This hardware
	memory maps, peripheral function	(M16C/26A,	manual
	specifications, electrical characteristics, timing	M16C/26B,	
	charts) and operation description	M16C/26T)	
	Note: Refer to the application notes for details on	Hardware Manual	
	using peripheral functions.		
Software manual	Description of CPU instruction set	M16C/60,	REJ09B0137
		M16C/20,	
		M16C/Tiny Series	
		Software Manual	
Application note	Information on using peripheral functions and	Available from Ren	esas
	application examples	Technology Web si	te.
	Sample programs		
	Information on writing programs in assembly		
	language and C		
Renesas	Product specifications, updates on documents,		
technical update	etc.		

## 4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connection
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SFR	Special Function Registers
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

All trademarks and registered trademarks are the property of their respective owners. IEBus is a registered trademark of NEC Electronics Corporation.

# 4. Special Function Registers (SFRs)

#### Table 4.1 SFR Information(1)<sup>(1)</sup>

Address	Register	Symbol	After reset
000016			
000116			
000216			
000316			
000416	Processor mode register 0	PM0	0016
000516	Processor mode register 1	PM1	000010002
000616	System clock control register 0	CM0	010010002 <sup>(5)</sup>
			011010002(M16C/26T)
000716	System clock control register 1	CM1	001000002
000816			
000916	Address match interrupt enable register	AIER	XXXXXX002
000A16	Protect register	PRCR	XX0000002
000B16			
000C16	Oscillation stop detection register <sup>(2)</sup>	CM2	0X0000002
000D16		MIDTO	
000E16	Watchdog timer start register	WDIS	XX16
000F16	Vatchdog timer control register		0010
001016	Address match interrupt register 0	RMADU	0016
001116			0016 X046
001216			
001416	Address match interrupt register 1	RMAD1	0016
001516			0016
001616			X016
001716			
001816			
001916	Voltage detection register 1 (3, 4)	VCR1	000010002
001A16	Voltage detection register 2 (3, 4)	VCR2	0016
001B16	· ·		
001C16	PLL control register 0	PLC0	0001X0102
001D16			
001E16	Processor mode register 2	PM2	XXX000002
001F16	Low voltage detection interrupt register <sup>(4)</sup>	D4INT	0016
002016	DMA0 source pointer	SAR0	XX16
002116			XX16
002216			XX16
002316		DADO	
002416	DIMAU destination pointer	DARU	
002516			
002616			~~10
002716	DMA0 transfer counter	TCRO	XX16
002016			XX16
002A16			
002B16			
002C16	DMA0 control register	DM0CON	00000X002
002D16	<b>v</b>		
002E16			
002F16			
003016	DMA1 source pointer	SAR1	XX16
003116			XX16
003216			XX16
003316			
003416	DMA1 destination pointer	DAR1	XX16
003516			XX16
003616			XX16
003716	DMA1 transfer counter	TOP4	XX40
003816	Divia I transter counter	I UK1	XX16 XX40
003916			AA16
003A16			
002040	DMA1 control register		00000X002
003016		DIVITCON	000007002
003016			
003E16			
0001-10		1	

NOTES:

The blank spaces are reserved. No access is allowed.
 Bits CM27, CM21, and CM20 do not change at oscillation stop detection reset.

3. The VCR1 and VCR2 registers do not change at software reset, watchdog timer reset, and oscillation stop detection reset.

4. Registers VCR1, VCR2, and D4INT cannot be used in M16C/26T.

5. M16C/26A, M16C/26B

X : Undefined



# 6. Processor Mode

The microcomputer supports single-chip mode only. Figures 6.1 and 6.2 show the associated registers.



Figure 6.1 PM0 Register, PM1 Register



### 7.7 System Clock Protective Function

When the main clock is selected for the CPU clock source, this function protects the clock from modifications in order to prevent the CPU clock from becoming halted by run-away.

If the PM21 bit in the PM2 register is set to "1" (clock modification disabled), the following bits are protected against writes:

- CM02, CM05, and CM07 bits in CM0 register
- CM10, CM11 bits in CM1 register
- CM20 bit in CM2 register
- All bits in PLC0 register

Before the system clock protective function can be used, the following register settings must be made while the CM05 bit in the CM0 register is "0" (main clock oscillating) and CM07 bit is "0" (main clock selected for the CPU clock source):

(1) Set the PRC1 bit in the PRCR register to "1" (enable writes to PM2 register).

(2) Set the PM21 bit in the PM2 register to "1" (disable clock modification).

(3) Set the PRC1 bit in the PRCR register to "0" (disable writes to PM2 register).

Do not execute the WAIT instruction when the PM21 bit is set to "1".

#### 7.8 Oscillation Stop and Re-oscillation Detect Function

The oscillation stop and re-oscillation detect function allows the detection of main clock oscillation stop and reoscillation. At oscillation stop or re-oscillation detection, reset or oscillation stop, re-oscillation detection interrupt are generated. Depending on the CM27 bit in the CM2 register. The oscillation stop detection function can be enabled and disabled by the CM20 bit in the CM2 register. Table 7.8.1 lists a specification overview of the oscillation stop and re-oscillation detect function.

Table 7.8.1.	Specification	Overview of	Oscillation	Stop and	<b>Re-oscillation</b>	<b>Detect Function</b>

Item	Specification
Oscillation stop detectable clock and	$f(X_{IN}) \ge 2 MHz$
frequency bandwidth	
Enabling condition for oscillation stop,	Set the CM20 bit to "1"(enable)
re-oscillation detection function	
Operation at oscillation stop,	•Reset occurs (when the CM27 bit is set to "0")
re-oscillation detection	•Oscillation stop, re-oscillation detection interrupt occurs(when the CM27 bit is
	set to "1")

### 9.3 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts.

Use the I flag in the FLG register, IPL, and the ILVL2 to ILVL0 bits in the each interrupt control register to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 9.3.1 shows the interrupt control registers.

Figure 9.3.2 shows the IFSR, IFSR2A registers.



### 9.4.1 Interrupt Response Time

Figure 9.4.1.1 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes the time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of the time from when an interrupt request is generated till when the instruction then executing is completed ((a) in Figure 9.4.1.1) and the time during which the interrupt sequence is executed ((b) in Figure 9.4.1.1).



Figure 9.4.1.1. Interrupt response time

### 9.4.2 Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 9.4.2.1 is set in the IPL. Shown in Table 9.4.2.1 are the IPL values of software and special interrupts when they are accepted.

T-11-0404			0.4		
Table 9.4.2.1.	IPL Level That is a	Set to IPL when A	Software or S	pecial interrup	IS Accepted

Interrupt sources	Level that is set to IPL
Watchdog timer, $\overline{\text{NMI}}$ , Oscillation stop and re-oscillation detection,	7
voltage down detection	
Software, address match, DBC, single-step	Not changed

### 9.4.3 Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits in the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. Figure 9.4.3.1 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.



Figure 9.4.3.1. Stack Status Before and After Acceptance of Interrupt Request



## 11.5 Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of CPU clock), the DMAS bit on each channel is set to "1" (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1. The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period. Figure 11.5.1 shows an example of DMA transfer effected by external factors.

DMA0 request having priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultanelously. After one DMA0 transfer is completed, a bus arbitration is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus arbitration is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in Figure 11.5.1, occurs more than one time, the DAMS bit is set to "0" as soon as getting the bus arbitration. The bus arbitration is returned to the CPU when one transfer is completed.



Figure 11.5.1 DMA Transfer by External Factors

#### 13.1.2.6. CTS/RTS Separate Function (UART0)

This function separates  $\overline{CTS_0/RTS_0}$ , outputs  $\overline{RTS_0}$  from the P60 pin, and accepts as input the  $\overline{CTS_0}$  from the P64 pin. To use this function, set the register bits as shown below.

- Set the CRD bit in the U0C0 register to "0" (enables UART0 CTS/RTS)
- Set the CRS bit in the U0C0 register to "1"(outputs UART0  $\overline{\text{RTS}}$ )
- Set the CRD bit in the U1C0 register to "0" (enables UART1 CTS/RTS)
- Set the CRS bit in the U1C0 register to "0" (inputs UART1  $\overline{\text{CTS}}$ )
- Set the RCSP bit in the UCON register to "1" (inputs CTS0 from the P64 pin)
- Set the CLKMD1 bit in the UCON register to "0" (CLKS1 not used)

Note that when using the CTS/RTS separate function, UART1 CTS/RTS separate function cannot be used.



Figure 13.1.2.6.1. CTS/RTS Separate Function

Figure 13.1.6.2 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.





#### 13.1.6.1 Parity Error Signal Output

The parity error signal is enabled by setting the U2ERE bit in the U2C1 register' to "1".

• When receiving

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TxD2 output low with the timing shown in Figure 13.1.6.1.1. If the R2RB register is read while outputting a parity error signal, the PER bit is cleared to "0" and at the same time the TxD2 output is returned high.

• When transmitting

A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RxD2 pin in a transmission-finished interrupt service routine.



Figure 13.1.6.1.1. Parity Error Signal Output Timing

#### 14.1.2 Repeat mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. Table 14.1.2.1 shows the repeat mode specifications. Figure 14.1.2.1 shows the operation example in repeat mode. Figure 14.1.2.2 shows the ADCON0 to ADCON2 registers in repeat mode.

Item	Specification
Function	The CH2 to CH0 bits in the ADCON0 register and the ADGSEL1 to ADGSEL0
	bits in the ADCON2 register select pins. Analog voltage applied to a selected
	pin is repeatedly converted to a digital code
A/D Conversion Start	<ul> <li>When the TRG bit in the ADCON0 register is "0" (software trigger)</li> </ul>
Condition	Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)
	When the TRG bit in the ADCON0 register is "1" (hardware trigger)
	The ADTRG pin input changes state from "H" to "L" after setting the ADST bit
	to "1" (A/D conversion started)
A/D Conversion Stop Condition	Set the ADST bit to "0" (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pin	Select one pin from AN0 to AN7, AN30 to AN32 and AN24
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin

Table 14.1.2.1	Repeat Mode	Specifications
----------------	-------------	----------------



Figure 14.1.2.1 Operation Example in Repeat Mode



#### NOTE:

1. Ports must be enabled using the PACR register.

In 48-pin package, set PACR2, PACR1, PACR0 to "1002"

In 42-pin package, set PACR2, PACR1, PACR0 to "0012"

## Port P1 register (1)

b7 b6 b5 b	Symbol P1	Address 03E116	After reset Indeterminate	
	Bit symbol	Bit name	Function	RW
	(b4-b0)	Nothing is assigned. In an a The value, if read, turns out	attempt to write to this bit, write "0". t to be indeterminate.	
	 P1_5	Port P15 bit	The pin level on any I/O port which is set for input mode can be read by reading the corresponding bit in this	RW
	 P1_6	Port P16 bit	register. The pin level on any I/O port which is set for output mode can be controlled by writing to the corresponding bit in	RW
	 P1_7	Port P17 bit	this register 0 : "L" level 1 : "H" level	RW

NOTE:

1. Ports must be enabled using the PACR register.

In 48-pin package, set PACR2, PACR1, PACR0 to "1002"

In 42-pin package, set PACR2, PACR1, PACR0 to "0012"

Port P9 register (1)

b7 b6 b5 b4 b3 b2 b1 b0	Symbol P9	Address 03F116	After reset Indeterminate	
	Bit symbol	Bit name	Function	RW
	P9_0	Port P90 bit	The pin level on any I/O port which is set for input mode can be read by reading the corresponding bit in this	RW
	P9_1	Port P91 bit	register. The pin level on any I/O port which is set for output mode can be controlled	RW
	P9_2	Port P92 bit	by writing to the corresponding bit in this register	RW
	P9_3	Port P93 bit	0 : "L" level 1 : "H" level	RW
	(b7-b4)	Nothing is assigned. In an a The value, if read, turns out	attempt to write to this bit, write "0". t to be indeterminate.	
NOTE				

1. Ports must be enabled using the PACR register.

In 48-pin package, set PACR2, PACR1, PACR0 to "1002"

In 42-pin package, set PACR2, PACR1, PACR0 to "0012"

Figure 16.2.1. P1, P6, P7, P8, P9, and P10 Registers



RENESAS

#### 17.9.2 Example of Circuit Application in Standard Serial I/O Mode

Figure 17.9.2.1 shows an example of a circuit application in standard serial I/O mode 1 and Figure 17.9.2.2 shows an example of a circuit application in standard serial I/O mode 2. Refer to the user's manual for a serial writer to handle pins controlled by the serial writer.



Figure 17.9.2.1. Circuit Application in Standard Serial I/O Mode 1



#### 19.5.6 Rewrite the Interrupt Control Register

- (1) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (2) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

#### Changing any bit other than the IR bit

If while executing an instruction, a request for an interrupt controlled by the register being modified occurs, the IR bit in the register may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

#### Changing the IR bit

Depending on the instruction used, the IR bit may not always be cleared to "0" (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.

(3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewritten, due to the internal bus and the instruction queue buffer timing.

# Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified

INT	SWI	TCH1:

_	FCLR AND.B NOP NOP	l #00h, 0055h	; Disable interrupts ;Set the TA0IC register to 0016 ;
	FSET	I	; Enable interrupts

The number of NOP instruction is as follows. PM20 = 1 (1 wait) : 2, PM20 = 0 (2 waits): 3

#### Example 2:Using the dummy read to keep the FSET instruction waiting INT SWITCH2:

N	_2	• v v		C	
			•	р	

FCLR	I	; Disable interrupts
AND.B	#00h, 0055h	; Set the TA0IC register to 0016
MOV.W	MEM, R0	; Dummy read
FSET	I	; Enable interrupts

#### Example 3:Using the POPC instruction to changing the I flag INT\_SWITCH3:

SWITCH3	3:	
PUSHC	FLG	
FCLR	I	; Disable interrupts
AND.B	#00h, 0055h	; Set the TA0IC register to 0016
POPC	FLG	; Enable interrupts

#### 19.5.7 Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.



#### 19.6 DMAC

#### 19.6.1 Write to DMAE Bit in DMiCON Register

When both of the conditions below are met, follow the steps below.

Conditions

- The DMAE bit is set to "1" again while it remains set (DMAi is in an active state).
- A DMA request may occur simultaneously when the DMAE bit is being written.

Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously<sup>(\*1)</sup>. Step 2: Make sure that the DMAi is in an initial state<sup>(\*2)</sup> in a program. If the DMAi is not in an initial state, the above steps should be repeated.

Notes:

 The DMAS bit remains unchanged even if "1" is written. However, if "0" is written to this bit, it is set to "0" (DMA not requested). In order to prevent the DMAS bit from being modified to "0", "1" should be written to the DMAS bit when "1" is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.

Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.

2. Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is "1".) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.



		• •
Item	M16C/26A Group	M16C/26 Group
Clock Generation	4 circuits (Main clock oscillation circuit,	3 circuits (Main clock oscillation circuit,
Circuit	Sub clock oscillation circuit,	Sub clock oscillation circuit,
	on-chip oscillator,	on-chip oscillator)
	PLL frequency synthesizer)	
System Clock	On-chip oscillator	Main clock
Source After Reset	(Initial value "1" of CM21 bit)	(Initial value "0" of CM21 bit)
(Initial value of the CM21		
bit in the CM2 register)		
On-chip Oscillator Clock	Selectable (8MHz/1MHz/500KHz)	Fixed (1MHz)
PACR2 to PACR0 in	Necessary to set after reset	No PACR register
the PACR register	48pin:"1002", 42pin:"0012"	
IFSR20 bit in the	Necessary to set to "1" after reset	No IFSR2A register
IFSR2A register		
External Interrupt	8 causes (INT2 added)	7 causes
13 pin (48-pin version)	P84/INT2/ZP	IVcc
Function		
P70, P71	N-ch open drain output and CMOS	N-ch open drain output
	output are selectable by S/W	
A/D Input Pin	12 channels	8 channels
(48-pin version)		
A/D operation Mode	8 modes (single, repeat, single sweep,	5 modes (single, repeat, single sweep,
	repeat sweep mode 0, repeat sweep	repeat sweep mode 0, repeat sweep
	mode 1, simultaneous sampling,	mode 1)
	delayed trigger mode 0, delayed	
	trigger mode 1)	
	1 shunt current measurement function	
Timer B Operation	5 modes (timer, event counter, pulse	4 modes (timer, event counter, pulse
Mode	periods measurement, pulse width	periods measurement, pulse width
	1 shupt current measurement function	measument)
	is available	
CRC Calculation	Available (compatible to CRC-CCITT	Not available
	and CRC-16 methods)	
Three-phase motor	•Waveform output/Switching port output	•Waveform output/Switching port output
Control	by software is enabled	by software is disabled
Control	Position data retention function	•No position data retention function
Digital Debounce	This function is in the $\overline{NMI}/\overline{SD}$ pin and	Not available
Function	INT5 pin	
3 pin (48-pin version)	P90/CLKOUT/TB0IN/AN30	P90/TB0IN
function	(CLKOUT: f1, f8, f32, and fc output)	
UART1 Compatible	Switching to P64 to P67 or P70 to P73	P64 to P67
nin	is enabled	
Flash Memory	Protection to blocks 0, 1 by FMR02 bit	Protection to blocks 0.1 by EMR02 bit
Protect Function	Protection to the blocks 0, 1 by 1 will 02 bit	
	FMR16 bit	
Package	PLQP0048KB-A(48P6Q), PRSP0042GA-B(42P2R)	PLQP0048KB-A(48P6Q)

|--|

NOTE:

 Since the emulator between the M16C/26A Group and M16C/29 Group are the same, all functions of M16C/29 are built in the emulator. When evaluating M16C/26A Group, do not access to the SFR which is not built in M16C/26A Group. Refer to Hardware Manual about detail and electrical characteristics.

# **Register Index**

A AD0 to AD7 184 ADCON0 to ADCON2 182 ADIC 67 ADSTATO 184 ADTRGCON 183 AIER 79	IFSR2A 68 INTOIC to INT2IC 67 INT3IC 67 INT4IC 67 INT5IC 67 INVC0 119 INVC1 120
В	ĸ
BCNIC 67	KUPIC 67
С	Ν
CM0 <b>40</b>	NDDR 227
CM1 <b>41</b>	0
CM2 <b>42</b>	ONSF 96
CPSRF 96, 110 CRCD 214	Р
CRCIN 214 CRCMR 214 CRCSAR 214 D D4INT 30 DAR0 86 DAR1 86	P0 to P13 224 P17DDR 227 PACR 139, 226 PCLKR 43 PCR 226 PD0 to PD13 223 PDRF 129 PFCR 131
DM0CON 85 DM0IC 67 DM0SL 84 DM1CON 85 DM1IC 67 DM1SL 85 DTT 121	PLC0 44 PM0 35 PM1 35 PM2 36, 43 PRCR 60 PUR0 to PUR2 225
F	R
FMR0 <b>241</b> FMR1 <b>241</b> FMR4 <b>242</b>	RMAD0 <b>79</b> RMAD1 <b>79</b> ROCR <b>41</b> ROMCP <b>236</b>
I	S
ICTB2 121 IDB0 121 IDB1 121 IFSR 68, 76	SORIC to S2RIC         67           SOTIC to S2TIC         67           SAR0         86           SAR1         86

RENESAS