

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, PWM, Voltage Detect, WDT
Number of I/O	39
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30260f3agp-u5a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Item	Performance
CPU	Basic instructions	91 instructions
	Minimun instruction	41.7 ns (f(BCLK) = 24 MHz ⁽³⁾ , VCC = 4.2 to 5.5 V (M16C/26B)
	execution time	50 ns (f(BCLK) = 20 MHz, Vcc = 3.0 to 5.5 V) (M16C/26A, M16C/26B)
		100 ns (f(BCLK) = 10 MHz, Vcc = 2.7 to 5.5 V) (M16C/26A, M16C/26B)
	Operation mode	Single-chip mode
	Address space	1M byte
	Memory capacity	ROM/RAM: See 1.4 Product Information
Peripheral	Port	33 I/O pins
function	Multifunction timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 3 channels
		Three-phase motor control timer
	Serial I/O	1 channel (UART, clock synchronous serial I/O)
		1 channel (UART, clock synchronous, I ² C bus, or IEBus ⁽¹⁾)
	A/D converter	10 bit A/D converter: 1 circuit, 10 channels
	DMAC	2 channels
	CRC calcuration circuit	1 circuits (CRC-CCITT and CRC-16) with MSB/LSB selectable
	Watchdog timer	15 bits x 1 channel (with prescaler)
	Interrupt	18 internal and 8 external sources, 4 software sources,
		Interrupt priority level: 7
	Clock generation circuit	4 circuits
		Main clock(*), Sub-clock(*)
		On-chip oscillator, PLL frequency synthesizer
		(*)Equipped with a built-in feedback resister.
	Oscillation stop detection	Main clock oscillation stop, re-oscillation detection function
	Voltage detection circuit	On-chip
Electrical	Supply voltage	$VCC = 4.2 \text{ to } 5.5 \text{ V} (f(BCLK) = 24 \text{ MHz})^{(3)}$ (M16C/26B)
Characteristics		Vcc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) (M16C/26A, M16C/26B)
		Vcc = 2.7 to 5.5 V (f(BCLK) = 10 MHz)
	Power Consumption	20 mA (Vcc = 5 V, f(BCLK) = 24 MHz) (M16C/26B)
		16 mA (Vcc = 5 V, f(BCLK) = 20 MHz)
		$25 \mu\text{A}$ (f(XCIN) = 32 KHz on RAM)
		3 μA (Vcc = 3 V, f(XCIN) = 32 KHz, in wait mode)
		$0.7 \ \mu A \ (Vcc = 3 \ V, \text{ in stop mode})$
Flash memory	Programming/erasure	2.7 to 5.5 V
	voltage	
	Programming/erasure	100 times (all area) or 1,000 times (block 0 to 3)
	endurance	/ 10,000 times (block A, block B) ⁽²⁾
Operating Amb	ient Temperature	-20 to 85°C / -40 to 85°C ⁽²⁾
Package		42-pin plastic molded SSOP

Table 1.2.	Performance ou	utline of M16C/26A	group (M16C/26A,	M16C/26B) (42-	pin package)
			. g. e . p (e e, _ e, .,	,	p p

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.

2. See **Tables 1.7 and 1.8 Product Code** for the program and erase endurance, and operating ambient temperature.

3. The PLL frequency synthesizer is used to run the M16C/26B at f(BCLK) = 24 MHz.

Table 4.6 SFR Information(6)⁽¹⁾

SCC00 ADD register 0 XXXXXXX2 SCC10 ADT register 1 AD1 XXXXXXX2 SCC00 ADT register 1 AD1 XXXXXXX2 SCC00 AD2 XXXXXXX2 SCC00 AD2 XXXXXXX2 SCC00 AD2 XXXXXXX2 SCC00 AD2 XXXXXXXX2 SCC00 AD1 XXXXXXXX2 SCC00 AD1 XXXXXXXX2 SCC00 AD1 SXXXXXXX2 SCC00 AD1 SXXXXXXX2 <	Address	Register	Symbol	After Reset
MD register 1 AD1 XXXXXXX2 002:8 AD2 register 2 AD2 XXXXXXX2 002:6 AD3 XXXXXXX2 005:6 AD3 XXXXXXX2 005:6 AD3 XXXXXXX2 005:7 AD3 XXXXXXX2 005:6 AD4 XXXXXXX2 005:6 AD5 XXXXXXX2 005:6 AD5 XXXXXXX2 005:6 AD6 XXXXXXX2 005:6 AD6 XXXXXXX2 005:6 AD6 XXXXXXX2 005:6 AD6 XXXXXXX2 005:6 AD7 XXXXXXXX2 005:6 A	03C016 03C116	A/D register 0	AD0	XXXXXXXX2 XXXXXXX2
AD register 2 AD 2 XXXXXXX2 00256 AD register 3 AD 3 XXXXXXX2 00276 AD 3 XXXXXXXX2 00276 AD 4 XXXXXXXX2 00266 AD 4 XXXXXXXX2 00266 AD 4 XXXXXXX2 00266 AD 5 XXXXXXX2 00266 AD 6 XXXXXXX2 00266 AD 7 XXXXXXX2 0	03C216 03C316	A/D register 1	AD1	XXXXXXXX2 XXXXXXX2
AD register 3 AD3 XXXXXXX2 0007tr AD register 4 AD4 XXXXXXX2 0008tr AD register 4 AD4 XXXXXXX2 0008tr AD register 5 AD5 XXXXXXX2 0008tr AD register 6 AD6 XXXXXXX2 0008tr AD register 6 AD6 XXXXXXX2 0008tr AD register 7 AD7 XXXXXXX2 0008tr AD register 7 AD7 XXXXXXX2 0008tr AD trigger control register 7 AD7 XXXXXXX2 0008tr AD trigger control register 7 ADC XXXXXXX2 0016 0008tr AD trigger control register 7 ADC XXXXXXX2 0016 0008tr AD control register 0 ADCON2 0016 0008tr AD control register 1 ADCON1 0016 0008tr AD control register 1 ADCON1 0016 0008tr AD control register 1 ADCON1 0016 0008tr AD ADCON1 0016 0008tr AD	03C416 03C516	A/D register 2	AD2	XXXXXXXX2 XXXXXXX2
AD ADA XXXXXXX2 0000-00 ADD XXXXXXXX2 0000-00 ADT XXXXXXX2 0000-00 ADT XXXXXXX2 0000-00 ADT XXXXXXX2 0000-00 ADD XXXXXXX2 0000-00 ADD XXXXXXX2 0000-00 ADD XXXXXXX2 0000-00 ADD XXXXXXX2 00000-00 ADD ADDONO ADD 00000-00 ADD ADDONO ADDONO 00000-00 ADDONO ADDON	03C616 03C716	A/D register 3	AD3	XXXXXXXX2 XXXXXXX2
AD register 5 ADS XXXXXXX2 00C0e AD register 6 AD6 XXXXXXX2 00C0e AD register 7 AD7 XXXXXXX2 00C0e AD7 XXXXXXX2 XXXXXXX2 00C0e AD7 XXXXXXX2 XXXXXXX2 00C0e AD7 XXXXXXX2 XXXXXXX2 00C0e AD7 XXXXXXX2 XXXXXXX2 00De4 AD trigger control register AD7 XXXXXXX2 00De4 AD control register 0 ADSTAT0 00000X002 00De4 AD control register 0 ADCON1 0016 00De4 AD control register 1 ADCON1 0016 00De4 AD control register 1 ADCON1 0016 00De4 ADCON1 0016 0000XX2 00De4 ADCON1 0016 00000XX2 00De4 ADCON1 0016 0006 00De4 ADCON1 0016 0006 00De4 ADCON1 0016 0006 00De4 <t< td=""><td>03C816 03C916</td><td>A/D register 4</td><td>AD4</td><td>XXXXXXXX2 XXXXXXX2</td></t<>	03C816 03C916	A/D register 4	AD4	XXXXXXXX2 XXXXXXX2
AD register 6 AD 6 XXXXXX02 00CD1 AD register 7 AD 7 XXXXXX02 00CH AD register 7 AD 7 XXXXXX02 00CH AD register 7 AD 7 XXXXXX02 00CH AD trigger control register AD 7 XXXXXX22 00CH AD trigger control register 0 ADSTAT0 00000X02 00SH4 AD control register 0 ADCON0 00000XX22 00SH4 AD control register 0 ADCON1 0016 00SH4 AD control register 1 ADCON1 0016 00SH4 AD control register PO 0016 00SH4 AD control register PO 0016 00SH4 POT P1 register P1 XX16 00SH4 POT P1 direction register P1 0016 00SH4 POT P1 directio	03CA16 03CB16	A/D register 5	AD5	XXXXXXXX2 XXXXXXX2
ODD: AD7 XXXXXXX2 0300-6 XXXXXXX2 0300-6 XXXXXXX2 0300-6 XXXXXXX2 0300-6 XXXXXXX2 0300-6 XXXXXXX2 0300-7 XD trigger control register ADTRGCON 0016 0300-6 XD control register 0 ADCON2 0016 0300-6 XD control register 1 ADCON1 0016 0300-6 YD register PD1 XX16 0300-6 YXX6 YXX6 YX16 0300-7 POT P1 register P1 XX16 0300-7 YX16 YX16 YX16 0300-7 YX16 YX16 YX16 <t< td=""><td>03CC16 03CD16</td><td>A/D register 6</td><td>AD6</td><td>XXXXXXXX2 XXXXXXX2</td></t<>	03CC16 03CD16	A/D register 6	AD6	XXXXXXXX2 XXXXXXX2
33016 AD ADTRGCON 0016 333116 AD trigger control register 0 ADSTRICON 000000002 33364 AD control register 0 ADSCN2 0016 33364 AD control register 1 ADCON2 0016 33564 AD control register 1 ADCON1 00000XX2 33574 AD control register 1 ADCON1 0016 33584 AD control register 3 AD control register 3 AD control register 3 33584 AD control register 4 P1 XX16 33584 Port P1 register 3 P1 0016 33584 Port P1 direction register 3 P1 0016 33584 Port P1 fegister 3 P1 0016	03CE16 03CF16	A/D register 7	AD7	XXXXXXXX2 XXXXXXX2
ADD trigger control register ADTRGCON 0016 0303-M AD control register 0 ADSTATO 00000X002 0305-M AD control register 2 ADCON2 0016 0305-M AD control register 0 ADCON1 0016 0305-M AD control register 1 ADCON1 0016 0305-M Image: Control register 1 ADCON1 0016 0305-M Image: Control register 1 ADCON1 0016 0305-M Image: Control register 1 Image: Control register Image: Control register 0305-M Image: Control register P1 XX16 Image: Control register 0305-M Image: Control register P1 XX16 Image: Control register 0305-M Image: Control register P1 Image: Control register Image: Control register 0305-M Image: Control register	03D016 03D116			
ADD Status register 0 ADD Status ADD Status O0000X002 03046 AD Control register 0 ADCON2 0016 03056 ADCON2 0016 030576 AD control register 0 ADCON2 00000XX02 030576 AD control register 1 ADCON1 0016 030586 ADCON1 0016 00000XX22 030576 AD control register 1 ADCON1 0016 030576 ADCON1 0016 00000XX22 03056	03D216	A/D triager control register	ADTRGCON	0016
ADD control register 2 ADCON2 OD16 030544 ADD control register 0 ADCON2 OD16 030545 ADD control register 1 ADCON1 0016 030546 ADD control register 1 ADCON1 0016 030546 ADCON1 0016 00000XXx2 030546 ADCON1 0016 0016 030546	03D316	A/D status register 0	ADSTATO	00000X002
3335% Jona Control register 0 ADCON0 00000XX2 3336% ADC control register 1 ADCON1 00% 3338% ADCON1 00% 00% 3339% ADCON1 ADCON1 00% 3339% ADCON1 ADCON1 00% 3330% ADCON1 ADCON1 00% 3330% ADCON1 ADCON1 00% 3330% ADCON1 ADCON1 ADCON1 335% Port P1 register PD1 XX16 335% Port P1 direction register PD1 0016 335% Port P6 register PG XX16 335% Port P6 register PO5 0016 335% Port P6 direction register PD6	03D416	A/D control register 2	ADCON2	0016
ADE control register 0 ADCON0 00000XX2 3030*6 ADCON1 0016 3030*6 ADCON1 0016 3030*6 Image: Control register 1 0016 3030*6 Image: Control register 1 Image: Control register 1 3030*6 Image: Control register 1 Image: Control register 1 3030*6 Image: Control register 1 Image: Control register 1 3030*6 Image: Control register 1 Image: Control register 1 3030*6 Image: Control register 1 Image: Control register 1 3030*6 Image: Control register 1 Image: Control register 1 3030*6 Image: Control register 1 Image: Control register 1 3031*6 Image: Control register 1 Image: Control register 1 3032*6 Image: Control register 1 Image: Control register 1 3032*6 Image: Control register 1 Image: Control register 1 3032*6 Image: Control register 1 Image: Control register 1 3032*6 Image: Control register 1 Image: Control register 1 3032*6 Image: Control register 1 Image: Contro	03D516			
3337/s AD control register 1 ADCON1 0016 3338/s	03D616	A/D control register 0	ADCON0	00000XXX2
3030%	03D716	A/D control register 1	ADCON1	0016
303046	03D816			
303066 1 303066 1 303066 1 303066 1 303066 1 303066 1 303066 1 303066 1 303066 1 303066 1 303066 1 303066 1 303066 1 303066 1 303066 1 303266 1 303266 1 303266 1 303266 1 303266 1 303266 1 303266 1 303266 1 303266 1 303266 1 3032676 1 3032676 1 3032676 1 3032676 1 3032676 1 3032676 1 3032676 1 3032676 1	03D916 03D416			
03DC16	03DB16			
03DD1s Image: constraint of the second	03DC16			
03DE%	03DD16			
030Fr6 Image: constraint of the second	03DE16			
03506 Pdf XX16 03E16 PDf P1 register PD1 0016 03E38 Port P1 direction register PD1 0016 03E46 PD1 0016 0016 03E56 PD1 0016 0016 03E56 PD1 0016 0016 03E56 PD1 PD1 0016 03E56 PD1 PD1 0016 03E56 PD1 PD1 PD1 03E56 PO1 P2 register PD6 PD1 03E56 PO1 P3 direction register PD6 PD16 03E56 PO1 P3 register PD8 Q016 03F16 PO1 P3 direction register PD8 Q016 03F36 PO1 P3 direction register PD9 XXXXXXX22 03F36 <td>03DF16</td> <td></td> <td></td> <td></td>	03DF16			
OBSE16 POrt P1 register P1 XX16 03E246	03E016	Dent D4 as sister	D 4	VV
Joba 21/6 Port P1 direction register PD1 0016 03E3/6 0 <td>03E116</td> <td>Port P1 register</td> <td>P1</td> <td>XX16</td>	03E116	Port P1 register	P1	XX16
3054/6 101 101 0010 0354/6 101 101 101 0355/6 101 101 101 0355/6 101 101 101 0355/6 101 101 101 0355/6 101 101 101 0355/6 101 101 101 0355/6 101 101 101 0355/6 101 101 101 0355/6 101 101 101 0355/6 101 101 101 0355/6 101 101 101 0351/6 101 101 101 0351/6 101 101 101 0351/6 101 101 101 0351/6 101 101 101 0351/6 101 101 101 0351/6 101 101 101 0351/6 101 101 101 0355/6 </td <td>03E216</td> <td>Port P1 direction register</td> <td>PD1</td> <td>0016</td>	03E216	Port P1 direction register	PD1	0016
03E516 03E666 03E716 03E716 03E716 03E816 03E816 0 03E916 0 03F116 Port P3 register 03F216 Port P3 direction register 03F316 Port P4 direction register 03F316 Port P10 direction register 03F416 0 03F416 0 03F416 0	03E416			0010
03E616 03E716 0 03E816 0 0 03E916 0 0 03E916 0 0 03E916 0 0 03E916 0 0 03E016 Port P6 register P6 03ED16 Port P7 register P7 03ED16 Port P7 direction register PD6 03EF16 Port P6 direction register PD7 03E16 Port P7 direction register PD7 03F16 Port P8 register P8 XX16 03F216 Port P8 direction register PD8 0016 03F316 Port P9 direction register PD8 0016 03F316 Port P10 register PD10 XX16 03F316 Port P10 direction register PD10 0016 03F316 Port P10 direction register PD10 0016 03F316 Port P10 direction register PD10 0016 03F316 Port P10 direction register PU10 0016	03E516			
03E71603E81603E81603E41603E41603E1603E016Port P6 register03E16Port P7 register03E16Port P6 direction register03E16Port P6 direction register03E16Port P7 direction register03E16Port P7 direction register03E16Port P7 direction register03E16Port P7 direction register03E716Port P8 register03F16Port P9 register03F46Port P10 register03F46Port P10 register03F46Port P10 direction register03F46P1003F46<	03E616			
03E8/6Image: constraint of the system03E9/6Image: constraint of the system03E8/6Image: constraint of the system03E0/6Port P6 register03E1/6Port P7 register03E1/6Port P7 register03E1/6Port P6 direction register03E1/6Port P7 direction register03E1/6Port P3 register03F1/6Port P3 register03F1/6Port P9 register03F1/6Port P9 register03F3/6Port P9 direction register03F3/6Port P9 direction register03F3/6Port P0 of the register03F3/6Port P10 register03F3/6Port P10 register03F3/6Port P10 direction register03F3/6Port P10 direction register03F3/6Port P10 direction register03F3/6Port P10 direction register03F3/6POR03F3/6POR03F3/6POR03F3/6POR03F3/6POR03F3/6PUI-up control register 103F3/6PUR003F3/6PUR003F3/6PUR003F3/6PUR203F3/6PUR203F3/6PUR003F3/6PUR003F3/6PUR003F3/6PUR003F3/6PUR003F3/6PUR003F3/6PUR003F3/6PUR003F3/6PUR003F3/6PUR003F3/6PUR003F3/6PUR0	03E716			
03E916Image: constraint of the second se	03E816			
03EA16 Port P6 register P6 XX16 03ED16 Port P7 register P7 XX16 03ED16 Port P7 register PD6 0016 03EE16 Port P6 direction register PD7 0016 03EF16 Port P7 direction register PB XX16 03EF16 Port P7 direction register P8 XX16 03F016 Port P8 register P9 XXXXXXXX2 03F216 Port P9 register P9 XXXXXXXX2 03F216 Port P9 direction register PD8 0016 03F316 Port P10 register PD9 XXXX00002 03F416 Port P10 register P10 XX16 03F516 Port P10 direction register PD10 0016 03F716 PO1 O016 PO17 0016 03F316 PO1 PO10 0016 PO17 03F316 PO1 PO10 0016 PO17 03F316 PO1 PO10 0016 PO17	03E916			
OBENTS Port P6 register P6 XX16 O3EC16 Port P7 register P7 XX16 O3ED16 Port P6 direction register PD6 0016 O3EF16 Port P7 direction register PD7 0016 O3E016 Port P7 direction register PD7 0016 O3F016 Port P8 register P8 XX16 O3F016 Port P9 register P9 XXXXXXX2 O3F216 Port P9 direction register PD8 0016 O3F316 Port P9 direction register PD8 0016 O3F316 Port P10 register PD9 XXXX00002 O3F316 Port P10 register P10 XX16 O3F316 Port P10 direction register PD10 0016 O3F316 Port P10 direction register PD10 0016 O3F316 Port P10 direction register PD10 0016 O3F316 Port P10 direction register PUR0 0016 O3F316 Port P10 direction register PUR0 0016 <tr< td=""><td>03EA16</td><td></td><td></td><td></td></tr<>	03EA16			
OSED/6Port P7 registerP7XX16O3ED/6Port P6 direction registerPD60016O3EF16Port P7 direction registerPD70016O3F016Port P8 registerP8XX16O3F016Port P9 registerP9XXXXXXXX2O3F216Port P9 direction registerPD80016O3F316Port P9 direction registerPD9XXXX00002O3F416Port P10 registerP10XX16O3F516O116O1160016O3F516O116O1160016O3F516O116O1160016O3F516O116O1160016O3F516O116O1160016O3F516O116O1160016O3F516O116O1160016O3F516O116O1160016O3F516O116PUR00016O3F516O116PUR00016O3F516O116PUR10016O3F516O116PUR20016O3F516Pull-up control register 1PUR20016	03EC16	Port P6 register	P6	XX16
O3EE16 Port P6 direction register PD6 0016 03EF16 Port P7 direction register PD7 0016 03F016 Port P8 register P8 XX16 03F116 Port P9 register P9 XXXXXXX2 03F216 Port P8 direction register PD8 0016 03F316 Port P9 direction register PD9 XXXX00002 03F316 Port P10 register P10 XX16 03F316 Port P10 register P10 XX16 03F316 Port P10 direction register PD10 0016 03F316 Port P10 direction register 0 PUR0 0016 03F316 Port P10 control register 1 PUR1 0016 03F216 Pull-up control register 1 PUR2 <t< td=""><td>03ED16</td><td>Port P7 register</td><td>P7</td><td>XX16</td></t<>	03ED16	Port P7 register	P7	XX16
03EF16Port P7 direction registerPD7001603F016Port P8 registerP8XX1603F116Port P9 registerP9XXXXXXX2203F216Port P8 direction registerPD8001603F316Port P9 direction registerPD9XXXX0000203F416Port P10 registerP10XX1603F51603F316PD10001603F51603F3160016001603F51603F3160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F316001600160016	03EE16	Port P6 direction register	PD6	0016
03F016Port P8 registerP8XX1603F116Port P9 registerP9XXXXXXXX203F216Port P8 direction registerPD8001603F316Port P9 direction registerPD9XXXX0000203F416Port P10 registerP10XX1603F51600160016001603F616Port P10 direction registerPD10001603F71600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F31600160016001603F316001600160016	03EF16	Port P7 direction register	PD7	0016
03F116Port P9 registerP9XXXXXX203F216Port P8 direction registerPD8001603F316Port P9 direction registerPD9XXX0000203F416Port P10 registerP10XX1603F51600016001603F616Port P10 direction registerPD10001603F71600016001603F31600016001603F31600016001603F31600001603F31600001603F31600003F3160	03F016	Port P8 register	P8	XX16
O3F216 POT P8 direction register PD8 0016 O3F316 Port P9 direction register PD9 XXXX00002 O3F416 Port P10 register P10 XX16 O3F516 O3F516 O3F516 Port P10 direction register PD10 0016 O3F516 Port P10 direction register PD10 0016 O3F716 O3F316 PO10 0016 O3F316 O3F316 O3F316 O3F316 <	03F116	Port P9 register	P9	
O3F316 POI P3 direction register PD9 XXX00002 03F416 Port P10 register P10 XX16 03F516 03F616 Port P10 direction register PD10 0016 03F716 03F816 03F816 03F816 03F816 03F816 03F816 03F816 03F816 03F816 03F016 Pull-up control register 0 PUR0 0016 03F016 Pull-up control register 1 PUR1 0016 03F516 Pott control register 2 PUR2 0016 03F516 Pott control register PCR 0016 <td>03F216</td> <td>Port P8 direction register</td> <td></td> <td></td>	03F216	Port P8 direction register		
O3F16 Port P10 direction register PD10 0016 03F616 Port P10 direction register PD10 0016 03F716 0 0 0 03F816 0 0 0 03F816 0 0 0 03F916 0 0 0 03F816 0 0 0 03F016 Pull-up control register 0 PUR0 0016 03F016 Pull-up control register 1 PUR1 0016 03F516 Pott control register 2 PUR2 0016 03F516 Pott control register PCR 0016	03F316	Port P10 register	P10	XX16
O3F616 Port P10 direction register PD10 0016 03F716	03F516			77710
03F716 03F816 03F816 03F916 03F816 03F816 03F816 03F016 03F016 PUR0 03F016 0016 03F016 PUR1 003F016 PUR1 03F016 PUR2 03F216 PUR2	03F616	Port P10 direction register	PD10	0016
03F816 Image: Constraint of the second	03F716			
03F916 Control 03FA16 03FA16 03FB16 03FC16 03FC16 Pull-up control register 0 03FD16 Pull-up control register 1 03FE16 PUR0 03FE16 Pull-up control register 2 03FF16 Port control register 03FF16 Port control register	03F816			
03FA16 03FB16 03FB16 PUR0 03FC16 Pull-up control register 0 03FD16 Pull-up control register 1 03FE16 Pull-up control register 2 03FE16 Pull-up control register 2 03FF16 Port control register 03FF16 Port control register	03F916			
U3FB16 PUR0 0016 03FC16 Pull-up control register 0 PUR1 0016 03FD16 Pull-up control register 1 PUR1 0016 03FE16 Pull-up control register 2 PUR2 0016 03FF16 Port control register PCR 0016	03FA16			
O3FC16 Pull-up control register 0 POR0 0016 03FD16 Pull-up control register 1 PUR1 0016 03FE16 Pull-up control register 2 PUR2 0016 03FF16 Port control register PCR 0016	03FB16	Pull un control registor 0		0016
OSI D16 P OIX1 OOT6 03FE16 Pull-up control register 2 PUR2 0016 03FF16 Port control register PCR 0016	03FD16	Pull-up control register 1		0016
03FF16 Port control register PCR 0016	03FE16	Pull-up control register 2	PUR2	0016
	03FF16	Port control register	PCR	0016

NOTE:

1. Blank spaces are reserved. No access is allowed.

X: Undefined

					State afte	er transition			
		High-speed mode, middle-speed mode	Low-speed mode ²	Low power dissipation mode	PLL operation mode ²	On-chip oscillator mode	On-chip oscillator low power dissipation mode	Stop mode	Wait mode
	High-speed mode, middle-speed mode	8	(9)7		(13) ³	(15)		(16) ¹	(17)
	Low-speed mode ²	(8)		(11) ^{1, 6}		(8)		(16) ¹	(17)
ate	Low power dissipation mode		(10)					(16) ¹	(17)
ent sta	PLL operation mode ²	(12) ³							
Curre	On-chip oscillator mode	(14) ⁴	(9)7			8	(11) ¹	(16) ¹	(17)
	On-chip oscillator low power dissipation mode					(10)	8	(16) ¹	(17)
	Stop mode	(18) ⁵	(18)	(18)		(18) ⁵	(18) ⁵		
	Wait mode	(18)	(18)	(18)		(18)	(18)		
NOTES:									: Cannot transit

Table 7.6.1. Allowed Transition and Setting

IOTES:
1. Avoid making a transition when the CM20 bit is set to 1 (oscillation stop, re-oscillation detection function enabled). Set the CM20 bit to 0 (oscillation stop, re-oscillation detection function disabled) before transiting.
2. On-chip oscillator clock oscillates and stops in IPL operation mode. In this mode, the on-chip oscillator can be used as peripheral function clock. Sub clock oscillates and stops in PLL operation mode. In this mode, sub clock can be used as a clock for the timers A and B.
3. PLL operation mode can only be entered from and changed to high-speed mode.
4. Set the CM06 bit to 1 (division by 8 mode) before transiting from on-chip oscillator mode to high- or middle-speed mode.
5. When exiting stop mode, the CM06 bit is set to 1 (division by 8 mode).
6. If the CM05 bit is set to 1 (main clock stop), then the CM06 bit is set to 1 (division by 8 mode).
7. A transition can be made only when sub clock is oscillating.
8. State transition swithin the same mode (divide-by-n values changed or subclock oscillation turned on or off) are shown in the table below.

			Su	b clock os	cillating			Su	ib clock tu	rned off	
		No	Divided	Divided	Divided	Divided	No	Divided	Divided	Divided	Divided
		division	by 2	by 4	by 8	by 16	division	by 2	by 4	by 8	by 16
	No division		(4)	(5)	(7)	(6)	(1)				
Χp	Divided by 2	(3)		(5)	(7)	(6)		(1)			
cloc llatir	Divided by 4	(3)	(4)	/	(7)	(6)			(1)		
Sub osci	Divided by 8	(3)	(4)	(5)	/	(6)				(1)	
	Divided by 16	(3)	(4)	(5)	(7)	/					(1)
	No division	(2)						(4)	(5)	(7)	(6)
첫 등	Divided by 2		(2)				(3)	/	(5)	(7)	(6)
o clo	Divided by 4			(2)			(3)	(4)	/	(7)	(6)
Su tur	Divided by 8				(2)		(3)	(4)	(5)	\sim	(6)
	Divided by 16					(2)	(3)	(4)	(5)	(7)	/

9. (): setting method. Refer to following table

	Setting	Operation
(1)	CM04 = 0	Sub clock turned off
(2)	CM04 = 1	Sub clock oscillating
(3)	CM06 = 0, CM17 = 0 , CM16 = 0	CPU clock no division mode
(4)	CM06 = 0, CM17 = 0 , CM16 = 1	CPU clock division by 2 mode
(5)	CM06 = 0, CM17 = 1 , CM16 = 0	CPU clock division by 4 mode
(6)	CM06 = 0, CM17 = 1 , CM16 = 1	CPU clock division by 16 mode
(7)	CM06 = 1	CPU clock division by 8 mode
(8)	CM07 = 0	Main clock, PLL clock, or on-chip oscillator clock selected
(9)	CM07 = 1	Sub clock selected
(10)	CM05 = 0	Main clock oscillating
(11)	CM05 = 1	Main clock turned off
(12)	PLC07 = 0, CM11 = 0	Main clock selected
(13)	PLC07 = 1, CM11 = 1	PLL clock selected
(14)	CM21 = 0	Main clock or PLL clock selected
(15)	CM21 = 1	On-chip oscillator clock selected
(16)	CM10 = 1	Transition to stop mode
(17)	wait instruction	Transition to wait mode
(18)	Hardware interrupt	Exit stop mode or wait mode

--: Cannot transit

 CM04, CM05, CM06, CM07
 : Bits in the CM0 register

 CM10, CM11, CM16, CM17
 : Bits in the CM1 register

 CM20, CM21
 : Bits in the CM2 register

 PLC07
 : Bit in the PLC0 register



9.2 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 9.2.1 shows the interrupt vector.



Figure 9.2.1. Interrupt Vector

9.2.1 Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDC16 to FFFF16. Table 9.2.1.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to the section **17.3 Flash Memory Rewrite Disabling Function**.

	Table 9.2.1.1.	Fixed Vector	Tables
--	----------------	---------------------	--------

Interrupt source	Vector table addresses	Remarks	Reference
	Address (L) to address (H)		
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction	M16C/60, M16C/20
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction	serise software
BRK instruction	FFFE416 to FFFE716	If the contents of address FFFE716 is FF16, program ex- ecution starts from the address shown by the vector in the relocatable vector table.	maual
Address match	FFFE816 to FFFEB16		Address match interrupt
Single step (1)	FFFEC16 to FFFEF16		
Watchdog timer	FFFF016 to FFFF316		Watchdog timer
Oscillation stop and re-oscillation detection Voltage down			Clock generating circuit
detection			Voltage detection circuit
DBC (1)	FFFF416 to FFFF716		
NMI	FFFF816 to FFFFB16		NMI interrupt
Reset (2)	FFFFC16 to FFFFF16		Reset

NOTES:

- 1. Do not normally use this interrupt because it is provided exclusively for use by development tools.
- 2. The b3 to b0 in address 0FFFF16 are reserve bits. Set these bits to "11112".





Figure 11.4 SAR0 and SAR1, DAR0 and DAR1, TCR0 and TCR1 Registers

12.1.3. One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. (See Table 12.1.3.1.) When the trigger occurs, the timer starts up and continues operating for a given period. Figure 12.1.3.1 shows the TAiMR register in one-shot timer mode.

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	Down-count
	• When the counter reaches 000016, it stops counting after reloading a new value
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide ratio	1/n n : set value of TAi register 000016 to FFFF16
	However, the counter does not work if the divide-by-n value is set to 000016.
Count start condition	TAiS bit in the TABSR register is set to "1" (start counting) and one of the
	following triggers occurs.
	 External trigger input from the TAilN pin
	Timer B2 overflow or underflow,
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow
	• The TAiOS bit in the ONSF register is set to "1" (= timer starts)
Count stop condition	When the counter is reloaded after reaching "000016"
	• TAiS bit is set to "0" (= stop counting)
Interrupt request generation timing	When the counter reaches "000016"
TAilN pin function	I/O port or trigger input
TAiout pin function	I/O port or pulse output
Read from timer	An indeterminate value is read by reading TAi register
Write to timer	• When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	 When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Pulse output function
	The timer outputs a low when not counting and a high when counting.

Table 12.1.3.1. Specifications in One-shot Timer Mode

12.2.3 Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal (see Table 12.2.3.1). Figure 12.2.3.1 shows TBiMR register in pulse period and pulse width measurement mode. Figure 12.2.3.2 shows the operation timing when measuring a pulse period. Figure 12.2.3.3 shows the operation timing when measuring a pulse width.

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	• Up-count
	• Counter value is transferred to reload register at an effective edge of mea-
	surement pulse. The counter value is set to "000016" to continue counting.
Count start condition	Set TBiS (i=0 to 2) bit ⁽³⁾ to "1" (= start counting)
Count stop condition	Set TBiS bit to "0" (= stop counting)
Interrupt request generation timing	 When an effective edge of measurement pulse is input⁽¹⁾
	• Timer overflow. When an overflow occurs, MR3 bit in the TBiMR register is
	set to "1" (overflowed) simultaneously. MR3 bit is cleared to "0" (no over-
	flow) by writing to TBiMR register at the next count timing or later after MR3
	bit was set to "1". At this time, make sure TBiS bit is set to "1" (start count-
	ing).
TBiin pin function	Measurement pulse input
Read from timer	Contents of the reload register (measurement result) can be read by reading TBi register ⁽²⁾
Write to timer	Value written to TBi register is written to neither reload register nor counter

Table 12.2.3.1 Specifications in Pulse Period and Pulse Width Measurement Mode

NOTES:

1. Interrupt request is not generated when the first effective edge is input after the timer started counting.

2. Value read from TBi register is indeterminate until the second valid edge is input after the timer starts counting.

3. The TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register.

	S TB0MR	to TB2MR 039B16 t	Iress After reset 0 039D16 00XX00002	
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode	1 0 : Pulse period / pulse width	RW
	TMOD1	select bit	measurement mode	RW
	MR0	Measurement mode select bit	 ⁶⁵¹² O 0: Pulse period measurement (Measurement between a falling edge and the next falling edge of measured pulse) O 1: Pulse period measurement (Measurement between a rising edge and the next 	RW
	MR1		rising edge of measured pulse) 1 0: Pulse width measurement (Measurement between a falling edge and the next rising edge of measured pulse and between a rising edge and the next falling edge) 1 1: Must not be set.	RW
l l	MR2	TB0MR register Must be set to "0" in p	ulse period and pulse width measurement mode	RW
		TB1MR, TB2MR regis Nothing is assigned. V indeterminate.	ters Vhen write, set to "0". When read, its content turns out to be	—
L	MR3	Timer Bi overflow flag ⁽¹⁾	0 : Timer did not overflow 1 : Timer has overflowed	RO
	TCK0	Count source select bit	^{b7b6} 00:f10rf2 01:f8	RW
l	TCK1		1 0 : fo2 1 1 : fc32	RW
NOTE: 1. This flag is indetermina TBiMR register at the ne	e after reset. W	hen the TBiS bit is set to " or later after the MR3 bit w	" (start counting), the MR3 bit is cleared to "0" (no overflow) by writing as set to "1" (overflowed). The MR3 bit cannot be set to "1" in a progra	to the am. The

Figure 12.2.3.1 TBiMR Register in Pulse Period and Pulse Width Measurement Mode



Figure 12.3.1. Three-phase Motor Control Timer Functions Block Diagram

The three-phase motor control timer function is enabled by setting the INV02 bit in the VC0 register to "1". When this function is on, timer B2 is used to control the carrier wave, and timers A4, A1 and A2 are used to control three-phase PWM outputs (U, \overline{U} , V, \overline{V} , W and \overline{W}). The dead time is controlled by a dedicated dead-time timer. Figure 12.3.9 shows the example of triangular modulation waveform, and Figure 12.3.10 shows the example of sawtooth modulation waveform.



Figure 12.3.9. Triangular Wave Modulation Operation



Function	Clock synchronous serial I/O	12C bus mode (SMD2 to SMD	0 - 0102 IICM - 1)	
Function	mode (SMD2 to SMD0 = 0012 .	1000000000000000000000000000000000000			
	IICM = 0		arrupt)	U = 1	oivo intorrunt)
	,				
		CRPH = 0	CRPH = I	CRPH = 0	$CRF\Pi = 1$
		(NO CIOCK delay)	(Clock delay)		(Clock delay)
Factor of interrupt number $10^{(1)}$		Refer to Figure	etection or sto 13.1.3.2.1. S	op condition detection TSPSEL Bit Functior	n)
(Refer to Fig.13.1.3.2.)					
Factor of interrupt number	UART2 transmission	No acknowledgr	nent	UART2 transmission	UART2 transmission
15 (1)	Transmission started or	detection (NACk	()	Rising edge of	Falling edge of SCL2
(Refer to Fig.13.1.3.2.)	completed (selected by U2IRS)	Rising edge of S	CL2 9th bit	SCL2 9th bit	next to the 9th bit
Factor of interrupt number	UART2 reception	Acknowledgmen	t detection	UART2 transmissio	n
16 ⁽¹⁾	When 8th bit received	(ACK)		Falling edge of SCL	.2 9th bit
1(Refer to Fig.13.1.3.2.)	CKPOL = 0 (rising edge)	Rising edge of S	CL2 9th bit		
	CKPOL = 1 (falling edge)				
Timing for transferring data	CKPOL = 0 (rising edge)	Rising edge of S	CL2 9th bit	Falling edge of	Falling and rising
from the UART reception	CKPOL = 1 (falling edge)			SCL2 9th bit	edges of SCL2 9th
register					bit
LIAPT2 transmission		Deleved			
output delav	Not delayed	Delayed			
Functions of PZo pin	TyD2 output	SDA2 input/outp	ut		
			ut		
		SCL a input/output	14		
Functions of P71 pin	RxD2 input		ul		
Functions of P72 pin	CLK2 input or output selected	Cann (Cann	ot be used in	I ² C mode)	
Noise filter width	15ns	200ns			
Read RxD2 and SCL2 pin levels	Possible when the corresponding port direction bit	Always possible	no matter how	w the corresponding p	ort direction bit is set
Initial value of TyD2 and	-0	The velue set in	the part region	har hafara aatting 120 l	aua mada (2)
SDA2 outputs	CKPOL = 0 (II)		the port regis	ter before setting 120 i	
Initial and end values of		Ц	1	Ц	
SCL2		11	L		
DMA1 factor (Refer to Fig	UART2 reception	Acknowledgmer	t detection	LIART2 recention	
14.1.3.2.)		(ACK)		Falling edge of SCI	2 9th hit
Store received data	1 at to 9th hits are stared in	1 of to 9th hito or	a atorod in	1 alling edge of OOL	arad in LI2DP register
Store received data	151 to oth bits are stored in	1 St 10 oth Dits an	it 7 to bit 0	bit 6 to bit 0 with 8th	bit stored in LI2RB
				register bit 8	
					1st to 8th bits are
					stored in U2RB
					register bit 7 to bit 0
					(3)
Read received data	U2RB register status is read				Read U2RB register
	directly as is				Bit 6 to bit 0 as bit 7
					to bit 1, and bit 8 as
					bit 0 ⁽⁴⁾

Table 13.1.3.4. I²C bus Mode Functions

NOTES:

- 1. If the source or cause of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 (interrupt requested). (Refer to "Notes on interrupts" in Usage Notes) If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to clear the IR bit to 0 (interrupt not requested) after changing those bits. SMD2 to SMD0 bits in the U2MR register, IICM bit in the U2SMR register, IICM2 bit in the U2SMR2 register, CKPH bit in the U2SMR3 register
- 2. Set the initial value of SDA2 output while the SMD2 to SMD0 bits in the U2MR register is set to '0002' (serial I/O disabled).
- 3. Second data transfer to U2RB register (Rising edge of SCL2 9th bit)
- 4. First data transfer to U2RB register (Falling edge of SCL2 9th bit)

13.1.4 Special Mode 2 (UART2)

Multiple slaves can be serially communicated from one master. Transfer clock polarity and phase are selectable. Table 13.1.4.1 lists the specifications of Special Mode 2. Table 13.1.4.2 lists the registers used in Special Mode 2 and the register values set. Figure 13.1.4.1 shows communication control example for Special Mode 2.

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	Master mode
	The CKDIR bit in the U2MR register is set to "0" (internal clock) : fj/ $(2(n+1))$
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of U2BRG register 0016 to FF16
	Slave mode
	The CKDIR bit is set to "1" (external clock selected) : Input from CLK2 pin
Transmit/receive control	Controlled by input/output ports
Transmission start condition	 Before transmission can start, the following requirements must be met ⁽¹⁾
	 The TE bit in the U2C1 register is set to "1" (transmission enabled)
	– The TI bit in the U2C1 register is set to "0" (data present in U2TB register)
Reception start condition	• Before reception can start, the following requirements must be met ⁽¹⁾
	– The RE bit in the U2C1 register is set to "1" (reception enabled)
	 The TE bit in the U2C1 register is set to "1" (transmission enabled)
	- The TI bit in the U2C1 register is set to "0" (data present in the U2TB register)
Interrupt request	While transmitting, one of the following conditions can be selected
generation timing	- The U2IRS bit in the U2C1 register is set to "0" (transmit buffer empty): when trans-
	ferring data from the U2TB register to the UART2 transmit register (at start of transmission)
	- The U2IRS bit is set to "1" (transfer completed): when the serial I/O finished sending
	data from the UART2 transmit register
	While receiving
	When transferring data from the UART2 receive register to the U2RB register (at
	completion of reception)
Error detection	• Overrun error ⁽²⁾
	This error occurs if the serial I/O started receiving the next data before reading the
	U2RB register and received the 7th bit of the next data
Select function	Clock phase setting
	Selectable from four combinations of transfer clock polarities and phases

Table 13.1.4.1. Special Mode 2 Specifications

NOTES:

- 1. When an external clock is selected, the conditions must be met while if the CKPOL bit in the U2C0 register "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the U2C0 register "1" (transmit data output at the rising edge and the receive data taken in at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the U2C0 register "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
- 2. If an overrun error occurs, bits 8 to 0 in UiRB register are undefined. The IR bit in the SiRIC register remains unchanged.

Transfer clock	
TxD2	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
RxD2	Input to TA0IN
Timer A0	If ABSCS is set to "1", bus collision is determined when time A0 (one-shot timer mode) underflows
(2) The ACSE bit	in the U2SMR register (auto clear of transmit enable bit)
Transfer clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxD2	
RxD2	
BCNIC register IR bit ⁽¹⁾	If ACSE bit is set to "1" automatically clear when bus collis occurs). the TE bit is cleared to "0"
U2C1 register TE bit	(transmission disabled) when the IR bit in the BCNIC register is set to "1" (unmatching detected).
(3) The SSS bit in If SSS bit is set to "(the U2SMR register (Transmit start condition select) 0", the serial I/O starts sending data one transfer clock cycle after the transmission enable condition is met.
Transfer clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxD2	
Transr	mission enable condition is met
If SSS bit = 1, the	e serial I/O starts sending data at the rising edge $^{(1)}$ of RxD2
CLK2	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxD2	

Figure 13.1.5.1. Bus Collision Detect Function-Related Bits

14.1.5 Repeat Sweep Mode 1

In repeat sweep mode 1, analog voltages applied to the all selected pins are converted to a digital code, with mainly used in the selected pins. Table 14.1.5.1 shows the repeat sweep mode 1 specifications. Figure 14.1.5.1 shows the operation example in repeat sweep mode 1. Figure 14.1.5.2 shows the ADCON0 to ADCON2 registers in repeat sweep mode 1.

Table 14.1.5.1	Repeat Sweep	Mode 1	Specifications

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and the ADGSEL1 to
	ADGSEL0 bits in the ADCON2 register mainly select pins. Analog voltage
	applied to the all selected pins is repeatedly converted to a digital code
	Example : When selecting ANo
	Analog voltage is converted to a digital code in the following order
	AN0 \rightarrow AN1 \rightarrow AN0 \rightarrow AN2 \rightarrow AN0 \rightarrow AN3, and so on.
A/D Conversion Start Condition	When the TRG bit in the ADCON0 register is "0" (software trigger)
	Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)
	 When the TRG bit in the ADCON0 register is "1" (hardware trigger)
	The $\overline{\text{ADTRG}}$ pin input changes state from "H" to "L" after setting the ADST bit
	to "1" (A/D conversion started)
A/D Conversion Stop Condition	Set the ADST bit to "0" (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pins Mainly	Select from AN ₀ (1 pins), AN ₀ to AN ₁ (2 pins), AN ₀ to AN ₂ (3 pins),
Used in A/D Conversions	ANo to AN3 (4 pins) ⁽¹⁾
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin

NOTE:

1. AN₃₀ to AN₃₂ can be used in the same way as AN₀ to AN₇. However, all input pins need to belong to the same group.



Figure 14.1.5.1 Operation Example in Repeat Sweep Mode 1



Figure 16.3. I/O Ports (3)



Figure 16.5. I/O Pins



17.2 Memory Map

The flash memory contains the user ROM area and the boot ROM area (reserved area). Figures 17.2.1 to 17.2.3 show the flash memory block diagram. The user ROM area has space to store the microcomputer operation program in single-chip mode and a separate 2-Kbyte space as the block A and B.

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite, standard serial input/output, and parallel input/output modes. However, if block 0 and 1 are rewritten in CPU rewrite mode, setting the FMR02 bit in the FMR0 register to "1" (block 0, 1 rewrite enabled) and the FMR16 bit in the FMR1 register to "1"(blocks 0 to 3 rewrite enabled) enable rewriting. Also, if blocks 2 to 3 are rewritten in CPU rewrite mode, setting the FMR16 bit in the FMR1 register to "1" (blocks 0 to 3 rewrite enabled) enables writing. Also, if blocks 0 to 3 rewrite enabled) enables writing. Setting the PM10 bit in the PM1 register to "1"(data area access enabled) for block A and B enables to use.



Figure 17.2.1. Flash Memory Block Diagram (ROM capacity 64K byte)



Figure 17.9.1. Pin Connections for Serial I/O Mode (1)



Quert al		Deveneter		Standard			11
Symbol				Min.	Тур.	Max.	
Vcc	Supply Voltage			3.0		5.5	V
AVœ	Analog Supply Vo	ltage			Vcc		V
Vss	Supply Voltage				0		V
AVss	Analog Supply Vo	ltage			0		V
Viн	Input High ("H")	P15 to P17, P60 to P67, P70 to P77,		0.7 Vcc		Vcc	V
	Voltage	P80 to P87, P90 to P93, P100 to P107					
		XIN, RESET, CNVSS		0.8 Vcc		Vcc	V
VIL	Input Low ("L")	P15 to P17, P60 to P67, P70 to P77,		0		0.3 Vcc	V
	Voltage	P80 to P87, P90 to P93, P100 to P107					
		XIN, RESET, CNVSS	0		0.2Vcc	V	
IOH(peak)	Peak Output High	P15 to P17, P60 to P67, P70 to P77,				-10.0	mA
	("H") Current P80 to P87, P90 to P93, P100 to P107						
IOH(avg)	Average Output	P15 to P17, P60 to P67, P70 to P77,				-5.0	mA
	High ("H") Current P80 to P87, P90 to P93, P100 to P107						
IOL(peak)	Peak Output Low	P15 to P17, P60 to P67, P70 to P77,				10.0	mA
	("L") Current	P80 to P87, P90 to P93, P100 to P107					
IOL(avg)	Average Output	P15 to P17, P60 to P67, P70 to P77,				5.0	mA
	Low ("L") Current	P80 to P87, P90 to P93, P100 to P107					
f(XiN)	Main Clock Input	Oscillation Frequency ⁽⁴⁾		0		20	MHz
f(Xcin)	Sub Clock Oscilla	tion Frequency			32.768	50	kHz
f1(ROC)	On-chip Oscillator Frequency 1			0.5	1	2	MHz
f2(ROC)	On-chip Oscillator Frequency 2			1	2	4	MHz
f3(ROC)	On-chip Oscillator Frequency 3			8	16	26	MHz
f(PLL)	PLL Clock Oscillation Frequency ⁽⁴⁾			10		20	MHz
f(BCLK)	CPU Operation Clock Frequency			0		20	MHz
ts∪(PLL)	Wait Time to Stab	ilize PLL Frequency Synthesizer	Vcc= 5.0 V			20	ms
	Vcc = 3.0 V		Vcc = 3.0 V			50	ms

Table 18.39.	Recommended	Operating	Conditions	(1)
	1.0000iiiiiioiia0a	oporating	00110110110	

NOTES:

1. Referenced to V ∞ = 3.0 to 5.5 V at Topr = -40 to 85 ° C unless otherwise specified. 2. The mean output current is the mean value within 100 ms.

The total IOL(peak) for all ports must be 80 mA or less. The total IOH(peak) for all ports must be -80 mA or less.
 Relationship among main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.





VCC = 5V

Timing Requirements

(VCC = 5V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Table 18.46. External Clock Input (XIN input)

Symbol	Parameter		Standard	
Symbol			Max.	Onin
tc	External clock input cycle time	50		ns
tw(H)	External clock input HIGH pulse width	20		ns
tw(L)	External clock input LOW pulse width	20		ns
tr	External clock rise time		9	ns
tr	External clock fall time		9	ns

19.3 Power Control

- 1. When exiting stop mode by hardware reset, the device will startup using the on-chip oscillator.
- 2. Set the MR0 bit in the TAiMR register(i=0 to 4) to "0"(pulse is not output) to use the timer A to exit stop mode.
- 3. When entering wait mode, insert a JMP.B instruction before a WAIT instruction. Do not excute any instructions which can generate a write to RAM between the JMP.B and WAIT instructions. Disable the DMA transfers, if a DMA transfer may occur between the JMP.B and WAIT instructions. After the WAIT instruction, insert at least 4 NOP instructions. When entering wait mode, the instruction queue reads ahead the instructions following WAIT, and depending on timing, some of these may execute before the microcomputer enters wait mode.

Program example when entering wait mode

Program Example:	JMP.B	L1	; Insert JMP.B instruction before WAIT instruction
L1:			
	FSET	I	. ,
	WAIT		; Enter wait mode
	NOP		; More than 4 NOP instructions
	NOP		
	NOP		
	NOP		

4. When entering stop mode, insert a JMP.B instruction immediately after executing an instruction which sets the CM10 bit in the CM1 register to "1", and then insert at least 4 NOP instructions. When entering stop mode, the instruction queue reads ahead the instructions following the instruction which sets the CM10 bit to "1" (all clock stops), and, some of these may execute before the microcomputer enters stop mode or before the interrupt routine for returning from stop mode.

Program example when entering stop mode

Program Example:	FSET	T	
	BSET	CM10	; Enter stop mode
	JMP.B	L1	; Insert JMP.B instruction
L1:			
	NOP		; More than 4 NOP instructions
	NOP		
	NOP		
	NOP		

