E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	44MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART
Peripherals	PLA, PWM, PSM, Temp Sensor, WDT
Number of I/O	14
Program Memory Size	62KB (31K x16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 32
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 5x12b; D/A 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	40-VFQFN Exposed Pad, CSP
Supplier Device Package	40-LFCSP-VQ (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/aduc7020bcpz62

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

ADuC7019/20/21/22/24/25/26/27/28/29



Figure 9.



Figure 10.

SPECIFICATIONS

 $AV_{DD} = IOV_{DD} = 2.7 V$ to 3.6 V, $V_{REF} = 2.5 V$ internal reference, $f_{CORE} = 41.78 MHz$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted.

ParameterMinTypMaxUnitTest Conditions/CommentsADC CHANNEL SPECIFICATIONS5 μ sFight acquisition clocks and fADC/2ADC Power-Up Time5 μ sFight acquisition clocks and fADC/2DC Accuracy'*12Bits1.0Resolution11 10 SDifferential Nonlinearity** 20.6 ± 1.5 LSB2.5 V internal referenceDifferential Nonlinearity** ± 0.6 ± 1.5 LSB1.0 V external referenceDC Code Distribution1 ± 2.5 LSB1.0 V external referenceDC Code Distribution ± 1 ± 2.5 LSB1.0 V external referenceD'ffset Eror ± 1 ± 2.5 LSB1.0 V external referenceOffset Eror Match ± 1 ± 2.5 LSBIncludes distortion and noise componentsOffset Eror Match ± 1 LSBfn = 10 MHz sine wave, funnt = 1 MSPSNUMMIC PERPRIMACE -75 dBfn = 10 MHz sine wave, funnt = 1 MSPSOrland Locks Ratio (SNR) -75 dBfn = 10 MHz sine wave, funnt = 1 MSPSInput Voltage Ranges -75 dBfpInput Voltage Ranges -75 match -75 Input Voltage Ranges -75 -76 -76 Input Voltage Ranges -76 -76 -76 In	Table 1.				-	
ADC Characy 1° Eight acquisition clocks and IADC/2 DC Accuracy' ² Bits Resolution 12 Bits Integral Nonlinearity ±0.6 ±1.5 LS8 2.5 Vinternal reference Differential Nonlinearity ±0.5 ±1.4 LS8 2.5 Vinternal reference Differential Nonlinearity ±0.5 ±1.4 LS8 2.5 Vinternal reference DC Code Distribution 1 LS8 2.5 Vinternal reference Offset Error Match ±1 LS8 ADC input is a dc voltage Gain Error Match ±1 LS8 Internal reference Gain Error Match ±1 LS8 Internal reference Signal-to-Noise Ratio (SNR) 69 LS8 Internal reference Signal-to-Noise Ratio (SNR) 69 LS8 Internal reference Total Harmonic Distorion (TND) -78 KB Internal reference Single-to-Roise Ratio (SNR) 69 Von ⁴ KB Differential Node -75 KB Internal reference Differential Mode <t< th=""><th>Parameter</th><th>Min</th><th>Тур</th><th>Max</th><th>Unit</th><th>Test Conditions/Comments</th></t<>	Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
ADC Power-Up Time5 μs Besolution12BitsResolution12BitsIntegral Nonlinearity ± 0.6 ± 1.5 LSB2.5 V internal referenceDifferential Nonlinearity ^{1,4} ± 0.5 ± 19 LSB1.0 V external referenceDC Code Distribution1LSB1.0 V external referenceDC Code Distribution1LSBADC input is a dc voltageENDPONT ERRORS ¹ LLSBADC input is a dc voltageCode Distribution ± 1 ± 2 LSBCode Distribution ± 1 ± 2 LSBOffset Error Match ± 1 ± 2 LSBGain Error Match ± 1 LSBIncludes distortion and noise componentsONAMIC ERRORMANCE -75 dBSignal-to-Noise Ratio (SNR)69dBPeak Hamonic Distortion (THD) -78 dBPeak Hamonic Costalk -80 dBMANLOG INPUT -75 dBInput Voltage Ranges $prprDifferential Mode\sqrt{\alpha_1^2} \pm w_2^2VSingle-Ended Mode0 to V_{tar}prOutryut Voltage Ranges2.5NVNC-HIP VOLTAGE REFERENCE2.5NVOutryut Voltage Ranges0.625Nv_{exo}DIFferencial Nonlinearity\pm 1x_3Differencial Nonlinearity\pm 1x_5Differencial Mode2.5NVDuring ADC accuracition756 dBDuring ADC $	ADC CHANNEL SPECIFICATIONS					Eight acquisition clocks and fADC/2
DC Accuracy' ^{1,2} Resolution12IIResolution ± 0.6 ± 1.5 LSB2.5 V internal referenceDifferential Nonlinearity ^{1,4} ± 0.5 ± 1.7 LSB1.0 V external referenceDC Code Distribution ± 0.7 LSB1.0 V external referenceDC Code Distribution ± 1.1 ± 2.5 LSBNOC input is a d voltageENDPOINT ERRORS'ILSBNOC input is a d voltageCoffset Error ± 1.1 ± 2.5 LSBOffset Error Match ± 1.1 LSBGain Error Match ± 1.1 LSBDYNAMIC PERFORMANCE ± 1.1 LSBSignal-to-Nose Ratio (SNR)6.9HBTotal Harmonic Distortion (HD) -78 HBPeak Harmonic of Syntous Noise (PHSN) -75 HBMALOG INPUTInput Voltage RangesInput Varge' $\pm V_{an'}^2 \pm V_{an'}^2$ VDifferential Mode $V_{Ca'}^2 \pm V_{an'}^2$ VDifferential Mode $V_{Ca'}^2 \pm V_{an'}^2$ VDifferential Mode $V_{Ca'}^2 \pm V_{an'}^2$ VDifferential Mode $U_{Ca'}^2$ VDifference Inperature Coefficient ± 4.0 μA Difference Inperature Coefficient ± 4.0 μA During ADC acquisitionInternal Var Power-On Time ± 1.1 Difference Inperature Coefficient ± 4.0 μA Durung ADC acquisitionInternal Var Power-On Time ± 1.1 Difference Information ± 2.5 ΨB Difference Informat	ADC Power-Up Time		5		μs	
Resolution12Bits ± 0.6 ± 1.5 LSB LSB2.5 V internal referenceIntegral Nonlinearity ^{1,4} ± 0.6 ± 1.0 LSB1.0 V external referenceDIfferential Nonlinearity ^{1,4} $\pm 0.7 - 0.5$ LSB2.5 V internal referenceDC Code Distribution1LSB2.5 V internal referenceDC Code Distribution1 ± 2.7 LSBENDPOINT ERRORS'-LSBADC input is a dc voltageCriste Error Match ± 1 ± 2.2 LSBGain Error Match ± 1 LSBfm = 10 kHz sine wave, fsumt = 1 MSPSSignal-to-Noise Ratio (SNR)69KBfm = 10 kHz sine wave, fsumt = 1 MSPSTotal Harmonic Distortion (THD) -75 KBMeasured on adjacent channelsPack Harmonic Cristralik -80 KBMeasured on adjacent channelsANALOG INPUT-75KBKBLincludes distortion and noise componentsInput Voltage Ranges -75 KBVDifferential Mode -75 KBVSingle-Ended Mode 2.5 VVLeakage Current ± 1 ± 6 μA Input Capacitance 2.5 V $7 \pm 25^{\circ}C$ Reference Temperature Coefficient ± 40 $\gamma = 5$ Outy Utolage 2.5 AV_{00} VNutrent Pedence 70 $T \pm 25^{\circ}C$ Internal Valge Range 0.625 AV_{00} VDCACHANKEL SPECIFICATIONS 58 Guaranteed monotonicDifferential Non	DC Accuracy ^{1, 2}					
$ \begin{array}{ c c c c } \mbox{Internal reference} & \pm 1.0 & \pm 1.5 & \pm 1.5 & \pm 2.5 V internal reference \\ \pm 1.0 & \pm 1.0 & \pm 5 & \pm 1.0 & \pm 5 &$	Resolution	12			Bits	
Life ential Nonlinearity $^{1.4}$ ± 1.0 ± 0.5 LS8 $\pm 1.7 - 0.9$ LS8 LS9 L	Integral Nonlinearity		±0.6	±1.5	LSB	2.5 V internal reference
Differential Nonlinearity3-4 ± 0.5 $\pm 1/-0.9$ LSB2.5 V internal reference 1.0 V external reference 1.0 V external reference 1.0 V external referenceDC Code Distribution1LSBADC input is a dx voltageENDPOINT ERNOR5'Offset Error Gain Error ± 1 ± 2 LSBDYNAMIC PERFORMANCE ± 1 LSB-Signal-to-Noise Ratio (SNR)69-dBTotal Harmonic Distortion (THD)-78dBPeak Harmonic or Spurious Noise (PHSN)-75dBMALOG INPUT Input Voltage RangesDifferential Mode $V_{Cin}^4 \pm V_{Kir/2}$ VSingle-Ended Mode0 to V_{inr} VOutput Voltage Reference Ermerature Coefficient ± 40 ppm/*COutput Voltage Ranges2.5VT_a = 25°COutput Voltage Ranges $T_a = 25°C$ Output Voltage Ranges0.625AV _{con} VDAC CHANNEL SPECIFICATIONS $T_a = 25°C$ Output Ingelarea0.625AV _{con} VDAC CHANNEL SPECIFICATIONSR_a = 5 kΩ, CL = 100 pFDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDIfferential			±1.0		LSB	1.0 V external reference
DC Code Distribution $+0.7/-0.6$ LSB1.0 V external reference ADC input is a dc voltageENDPOINT LERRORS'LSBADC input is a dc voltageOffset Error Match ± 1 ± 2 LSBGain Error ± 1 ± 2 ± 5 LSBGain Error Match ± 1 LSB $f_N = 10 \text{ kHz sine wave, fourner = 1 MSPSDYNAMIC PERFORMANCEf_N = 10 \text{ kHz sine wave, fourner = 1 MSPSDYNAMIC PERFORMANCEf_N = 10 \text{ kHz sine wave, fourner = 1 MSPSDYNAMIC PERFORMANCE-75dBPeak Harmonic Distortion (THD)-78dBPeak Harmonic or Spurious Noise(PHSN)-75dBChannel to Channel Crosstalk-80dBMALOG INPUT\mu\muInput Voltage RangesV_{Cx}^{A} \pm V_{W7}/2VDifferential Mode0 \text{ to Vierr}VON-CHIP VOLTAGE REFERENCEVT_a = 25^{\circ}COutput Voltage2.5VT_a = 25^{\circ}COutput Voltage RangesT_a = 25^{\circ}COutput Voltage Range0.625AV_{00}DUT Coltage REFERENCET_a = 25^{\circ}COutput Voltage Range0.625AV_{00}DAC CHANNEL SPECIFICATIONST_a = 15DC Accuracy\pm 1LSBGain Error Mismath0.1H^2Differential Nonlinearity11SBDAC CHANNEL SPECIFICATIONSR_a = 1DC Accuracy\pm 1LSBDifferential Nonlinearity12Bits$	Differential Nonlinearity ^{3, 4}		±0.5	+1/-0.9	LSB	2.5 V internal reference
DC Code Distribution1LSBADC input is a dc voltageENDPOINT ERRORS'Offset Error Match ± 1 -LSBGain Error Match ± 1 -LSBGain Error Match ± 1 -LSBDYNAMIC PERFORMANCEfn = 10 kHz sine wave, fswerd = 1 MSPSSignal-to-Noise Ratio (SNR)69-dBTotal Harmonic Distortion (THD)-78dB-Peak Harmonic Or Spurious Noise-77dBMeasured on adjacent channelsANALOG INPUTdBMeasured on adjacent channelsInput Voltage Ranges-VV-Differential ModeVoit* ± Ver/2VVLeakage Current ± 1 ± 6 V/4Input Voltage Ranges0.47 µE from Vare to AGNDOntCHIP VOLTAGE REFERENCE-0.47 µE from Vare to AGNDOutput Voltage2.5rVTa = 25°CReference Temperature Coefficient ± 40 Power Supply Rejection Ratio75-MBDIC Accuracy'Differential NonlinearityInternal Vere Power On Time1-ms-DIC Accuracy'Differential NonlinearityDifferential NonlinearityDifferential Nonlinearity-<			+0.7/-0.6		LSB	1.0 V external reference
ENDPOINT ERRORS* ± 1 ± 2 ± 3 ± 3 ± 2 ± 3 ± 3 Offset Error Match ± 1 ± 2 ± 5 ± 5 ± 5 ± 5 ± 5 Gain Error Match ± 1 ± 2 ± 5 ± 5 ± 5 ± 5 ± 1 ± 5 ± 5 ± 1 ± 6 ± 6 ± 1 ± 1 ± 6 ± 1 ± 6 ± 1 ± 6 ± 1 <td>DC Code Distribution</td> <td></td> <td>1</td> <td></td> <td>LSB</td> <td>ADC input is a dc voltage</td>	DC Code Distribution		1		LSB	ADC input is a dc voltage
Offset Error ± 1 ± 2 LSBOffset Error Match ± 1 LSBGain Error ± 2 ± 5 Gain Error Match ± 1 LSBDTMAMIC PERFORMANCE ± 1 LSBSignal-to-Noise Ratio (SNR)69dBTotal Harmonic Distortion (THD) -78 dBPeak Harmonic or Spurious Noise -75 dB(PHSN) -78 dBChannel-to-Channel Crosstalk -80 dBANALOG INPUT -78 dB Input Voltage Ranges 0 to $V_{ex}^{0} \pm V_{exr/2}$ VSingle-Ended Mode $V_{ex}^{0} \pm V_{exr/2}$ VLeakage Current ± 1 0 to V_{trer} μA Input Voltage Ranges 0 to V_{trer} μA Input Voltage Ranges 0 to V_{trer} μA Input Voltage Ranges 0 to V_{trer} μA Input Capacitance 20 pF During ADC acquisitionON-CHIP VOLTAGE REFERENCE V $T_x = 25^{\circ}C$ Reference Temperature Coefficient ± 40 pg Power Supply Rejection Ratio 75 dB Output Voltage Range 0.625 AV_{co} DAC CHANNEL SPECIFICATIONS $T_x = 15$ DC Acturacy' $E1$ $E3$ Relative Accuracy ± 1 $E3$ Relative Accuracy ± 1 $S6$ Gain Error Mismatch 0.1 $\%$ Michage Range_0 0 to DAC_{axi} V Output Voltage Range_1 0 to DAC_{xir} V	ENDPOINT ERRORS ⁵					
Offset Error Match ± 1 LLSBGain Error Match ± 2 ± 5 LSBDYNAMIC PERFORMANCE ± 2 ± 5 LSBSignal-to-Noise Ratio (SNR)69dBIncludes distortion and noise componentsTotal Harmonic Distortion (THD) -78 dBPeak Harmonic or Spurious Noise -75 dB(PHSN)Channel-to-Channel Crosstalk -80 dBChannel-to-Channel Crosstalk -80 dBANALOG INPUT -75 dBInput Voltage Ranges $V_{CR}^0 \pm V_{KR}^0 \pm V_{KR}^0/2$ VLeakage Current ± 1 ± 6 Input Capacitance 20 pF Output Voltage 2.5 NV Accuracy ± 5 mV Reference Temperature Coefficient ± 40 ppr/C Power Supply Rejection REFERENCE NV_{CR} NV_{CR} Output Voltage Range 0.625 AV_{DD} V Input Voltage Range 0.625 AV_{DD} V Difference Temperature Coefficient ± 40 ppr/C Reference Temperature Coefficient ± 40 ppr/C Reference Temperature Coefficient ± 2 K_{DD} DAC CHANNEL SPECIPICATIONS K_{DD} K_{DD} DC Accuracy' E K_{DD} K_{DD} Relative Accuracy ± 1 K_{DB} K_{DD} Relative Accuracy ± 2 K_{DD} K_{DD} Relative Accuracy 4 K_{DD} K_{DD} Relative Accuracy	Offset Error		±1	±2	LSB	
Gain Error 1.2 1.5 LSBGain Error Match ± 1 LSBDYNAMIC PERFORMANCE f_{11} LSBSignal-to-Noise Ratio (SNR) 69 dBPeak Harmonic Of Spurious Noise (PHSN) -75 dBReak Harmonic Of Spurious Noise (PHSN) -75 dBChannel-to-Channel Crosstalk -80 dBMANLOG INPUTInput Voltage Ranges $V_{CN}^6 \pm V_{Rer/Z}$ V Input Voltage Ranges $V_{CN}^6 \pm V_{Rer/Z}$ V Differential Mode $V_{CN}^6 \pm V_{Rer/Z}$ V Leakage Current ± 1 ± 6 μA Input Capacitance 20 pF During ADC acquisitionON-CHIP VOLTAGE REFRENCE $0.47 \mu F$ from Veer to AGND $0.47 \mu F$ from Veer to AGNDOutput Voltage 2.5 V $T_a = 25^{\circ}C$ Output Voltage 2.5 V_{V} $T_a = 25^{\circ}C$ Output Voltage Range 0.625 AV_{oo} V Power Supply Rejection Ratio 75 dB $T_a = 25^{\circ}C$ Output Voltage Range 0.625 AV_{oo} V DAC CHANNEL SPECIFICATIONS DC P_{T} $R_L = 5 k\Omega, C_L = 100 pF$ DC Accuracy' ± 1 LSBGuaranteed monotonicRelative Accuracy ± 1 LSB Guaranteed monotonicDIfferential Nonlinearity ± 1 LSBGuaranteed monotonicDC Accuracy' R_{T} H_{T} S_{T} Resolution 12 ESB S_{T} Differential Nonl	Offset Error Match		±1		LSB	
Call Error Match1LLSBDYNAMIC PERFORMANCE1LSBSignal-to-Noise Ratio (SNR)69dBTotal Harmonic Obstortion (THD)-78dBPeak Harmonic of Spurious Noise (PHSN)-75dBChannel-to-Channel Crosstalk-80dBMALCG INPUT-78dBInput Voltage Ranges $V_{Ce}^{6} \pm V_{Ee/Z}$ VDifferential Mode $V_{Ce}^{6} \pm V_{Ee/Z}$ VSingle-Ended Mode0 to V_{arr} VLeakage Current ± 1 ± 6 μA Input Voltage REFERENCE $V_{Ce}^{6} \pm V_{Ee/Z}$ V_{A} Output Voltage REFERENCE $V_{Ce}^{6} \pm V_{Ee/Z}$ V_{A} Output Voltage2.5 V_{A} V_{A} Reference Temperature Coefficient ± 40 $ppm^{n}CC$ $T_{A} = 25^{\circ}C$ Internal Viez Power-On Time1ms $T_{A} = 5^{\circ}C$ Internal Viez Power-On Time12Bits $R_{a} = 5 kQ, C_{a} = 100 pF$ DCAccuracy' ± 1 LSBGuaranteed monotonicDifferential Nonlinearity ± 1 LSBGuaranteed monotonicDifferential Nonlinearity ± 1 LSBGuaranteed monotonicOutput Hodage Range_00.625 AV_{DO} V DAC CHANNEL SPECIFICATIONS E_{A} E_{A} E_{A} Differential Nonlinearity ± 1 LSBGuaranteed monotonicOffset Error ± 1 E_{A} $2.5 V$ internal referenceGain Error A E_{A} E_{A} <td>Gain Error</td> <td></td> <td>+2</td> <td>+5</td> <td>LSB</td> <td></td>	Gain Error		+2	+5	LSB	
DYNAMIC PERFORMANCE $=1$ <th< td=""><td>Gain Error Match</td><td></td><td>+1</td><td></td><td>I SB</td><td></td></th<>	Gain Error Match		+1		I SB	
Signal-to-Noise Ratio (SNR)69dBIncludes distortion and noise componentsSignal-to-Noise Ratio (SNR)-78dBPeak Harmonic Distortion (THD)-78dBPeak Harmonic Distortion (THD)-78dBPeak Harmonic Or Spurious Noise (PHSN)-75dBMalboard-75dBANALOG INPUT Input Voltage Ranges-80dBMeasured on adjacent channels-80dBANALOG INPUT Input Voltage Ranges±1±6Differential Mode0 to V _{REF} VLeakage Current±1±6Leakage Current±1±6Accuracy±5WOutput Voltage2.5VAccuracy±40ppm/°CAccuracy±440ppm/°CPower Supply Rejection Ratio750Output Impedance70 Ω Input Voltage Range0.625AV ₀₀ DAC CHANNEL SPECIFICATIONS					250	$f_{\rm IN} = 10 \rm kHz$ sine wave $f_{\rm CAMPLE} = 1 \rm MSPS$
DigrationDigramDigramDigramDigramDigramTotal Harmonic Distortion (THD) -73 dBPeak Harmonic Or Spurious Noise (PHSN) -75 dBChannel-to-Channel Crosstalk -80 dBANLOG INPUT Input Voltage RangesdBDifferential Mode $V_{Cu}^4 \pm V_{igs}/2$ VSingle-Ended Mode 0 to V_{ker} VLeakage Current ± 1 ± 6 μA Input Capacitance20 pF During ADC acquisitionOutput Voltage2.5 V $Accuracy$ Reference Temperature Coefficient ± 40 $pm/°C$ Power Supply Rejection Ratio75dBOutput Voltage Range0.625 AV_{00} Internal Varge Power-On Time1msInput Voltage Range0.625 AV_{00} DC Accuracy' ± 1 ± 1 Relative Accuracy ± 2 LSBDifferential Monlinearity ± 1 $Bits$ Relative Accuracy ± 1 $\%$ Gain Error ⁴ 0.1 $\%$ Matter Accuracy ± 1 $\%$ Gain Error ⁴ 0.1 $\%$ MALOG CUTPUTS V Output Voltage Range_00 to DACserOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACserVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACserVOutput Voltage Range_10 to 2.5VOutput Voltage Range_2 </td <td>Signal-to-Noise Batio (SNB)</td> <td></td> <td>69</td> <td></td> <td>dB</td> <td>Includes distortion and noise components</td>	Signal-to-Noise Batio (SNB)		69		dB	Includes distortion and noise components
Numeric of Spurious Noise (PHSN)-75dbPeak Harmonic of Spurious Noise (PHSN)-75dBChannel-to-Channel Crosstalk-80dBANLOG INPUT Input Voltage Ranges-80dBDifferential Mode $Vcx^6 \pm Vart/2$ Single-Ended ModeVSingle-Ended Mode0 to V_{RF} VLeakage Current ± 11 ± 6 Input Capacitance20pFDuring ADC acquisitionON-CHIP VOLTAGE REFERENCE0.47 µF from V_{RF} to AGND0.47 µF from V_{RF} to AGNDOutput Voltage2.5w $X_a = 25^\circ C$ Accuracy ± 5 mV $T_a = 25^\circ C$ Reference Temperature Coefficient ± 40 ppm/°CPower Supply Rejection Ratio75GOutput Voltage Range0.625 AV_{00} DAC CHANNEL SPECIFICATIONS $C_{accuracy^7}$ $R_L = 5 k\Omega, C_L = 100 pF$ DAC CHANNEL SPECIFICATIONS L SBDAC CHANNEL SPECIFICATIONS L SBDifferential Nonlinearity ± 11 SB Offset Error ± 15 mVGain Error ⁸ 11 $\%$ Output Voltage Range_00 to DACkerVOutput Voltage Range_00 to DACkerVOutput Voltage Range_00 to DACkerVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACkerVOutput Voltage Range_20 to DACkerVOutput Voltage Range_20 to DACkerVOutput Voltage Ra	Total Harmonic Distortion (THD)		-78		dB	includes distortion and holse components
PreservationChannel-to-Channel Crosstalk-R0dBMeasured on adjacent channelsANALOG INPUTImput Voltage Ranges $V_{CA}^6 \pm V_{RF/2}$ VInput Voltage Ranges $0 \text{ to } V_{ter}$ VLeakage Current ± 1 ± 6 μA Input Voltage Ranges $0 \text{ to } V_{ter}$ VLeakage Current ± 1 ± 6 μA Input Voltage Range 2.5 V $0.47 \ \mu F \text{ from } V_{ser}$ to AGNDON-CHIP VOLTAGE REFERENCE V $1 \times 25^{\circ}\text{C}$ Output Voltage 2.5 V $T_{A} = 25^{\circ}\text{C}$ Reference Temperature Coefficient ± 40 ppm/°CPower Supply Rejection Ratio 75 dB Output Voltage Range 0.625 AV_{00} VTa = 25°CTa = 25°CInternal Varge Power-On TimemsEXTERNAL REFERENCE INPUTmsInput Voltage Range 0.625 DC Accuracy ⁷ ExternalResolution12Relative Accuracy ± 1 Relative Accuracy ± 1 Relative Accuracy ± 1 Gain Error ⁸ 0.1 Gain Error Mismatch 0.1 Output Voltage Range_0 $0 \text{ to } DAC_{SEF}$ Output Voltage Range_1 $0 \text{ to } DAC_{SEF}$ Output Voltage Range_2 $0 \text{ to } DAC_{V_{00}$ Output Voltage Range_2 $0 \text{ to } DAC_{V_{00}$ Output Voltage Range_2 $0 \text{ to } DAC_{V_{00}$ Output Voltage Range_2 $0 \text{ to } DAC_{SEF}$ Output Voltage Range_2 <td>Poak Harmonic or Spurious Noiso</td> <td></td> <td>_76 _75</td> <td></td> <td>dB</td> <td></td>	Poak Harmonic or Spurious Noiso		_76 _75		dB	
$\begin{array}{c c c c } Channel-to-Channel Crosstalk & -80 & dB & Measured on adjacent channels \\ \hline ANALOG INPUT & & & & & & & & & & & & & & & & & & &$	(PHSN)		-75		uв	
ANALOG INPUT Input Voltage Ranges Input Voltage Ranges Vcm 4 Vser/2 V Differential Mode $Vcm^4 \pm Vser/2$ V Single-Ended Mode 0 to $Vser/2$ V Leakage Current ± 1 ± 6 μA Input Capacitance 20 pF During ADC acquisition ON-CHIP VOLTAGE REFERENCE V $A^2 \mu F$ from V_{BEF} to AGND Output Voltage 2.5 V $T_a = 25^\circ$ C Accuracy ± 40 pgm/C $T_a = 25^\circ$ C Reference Temperature Coefficient ± 40 pgm/C $T_a = 25^\circ$ C Output Impedance 70 G $T_a = 25^\circ$ C Internal V_{BEF} Power-On Time 1 ms $T_a = 25^\circ$ C Input Voltage Range 0.625 AV_{DD} V $T_a = 25^\circ$ C Input Voltage Range 0.625 AV_{DD} V $T_a = 25^\circ$ C Input Voltage Range 0.625 AV_{DD} V $T_a = 25^\circ$ C Input Voltage Range 0.625 AV_{DD} V $T_a = 25^\circ$ C DAC CHANNEL SPECIFICATIONS $T_a = 16^\circ$ <	Channel-to-Channel Crosstalk		-80		dB	Measured on adjacent channels
$\begin{array}{ c c c } \mbox{Input Voltage Ranges} & V_{Cvh}^{6} \pm V_{Cvh}^{6} \pm V_{Err}/2 & V_{Cvh}^{6} \pm V$	ANALOG INPUT					
Differential Mode $V_{CM}^{4} \pm V_{REF}/2$ VSingle-Ended Mode0 to V_{REF} VLeakage Current ± 1 ± 6 μA Input Capacitance20 pF During ADC acquisitionON-CHIP VOLTAGE REFERENCE V $0.47 \ \mu F \ from V_{REF}$ to AGNDOutput Voltage2.5V $Accuracy$ Accuracy ± 5 mV $T_A = 25^{\circ}C$ Power Supply Rejection Ratio75dBOutput Impedance70 Ω $T_A = 25^{\circ}C$ Input Voltage Range0.625 AV_{DD} V EXTERNAL REFERENCE INPUTms $T_A = 25^{\circ}C$ Input Voltage Range0.625 AV_{DD} V DAC CHANNEL SPECIFICATIONS V $R_L = 5 \ kQ, \ C_L = 100 \ pF$ DC Accuracy' ± 2 LSBGuaranteed monotonicDifferential Nonlinearity ± 11 LSBGuaranteed monotonicOffset Error ± 11 $\%$ $\%$ $\%$ of full scale on DACOANALOG OUTPUTS V M M M Output Voltage Range_0 $0 \ to DAC_{REF}$ V M Output Voltage Range_1 $0 \ to 2.5$ V M Output Voltage Range_1 $0 \ to 2.5$ V M Output Voltage Range_2 $0 \ to DAC_{NEC}$ V M Output Voltage Range_1 $0 \ to 2.5$ V M Output Voltage Range_1 $0 \ to 2.5$ V M Output Voltage Range_1 $0 \ to 2.5$ V M Output Vol	Input Voltage Ranges					
$ \begin{array}{ c c c } Single-Ended Mode & 0 to V_{REF} & V \\ Leakage Current & \pm 1 & \pm 6 & \mu A \\ Input Capacitance & 20 & \mu A \\ On-CHIP VOLTAGE REFERENCE & 2.5 & V \\ Accuracy & \pm 5 & mV & T_A = 25^\circ C \\ Accuracy & \pm 5 & mV & T_A = 25^\circ C \\ Power Supply Rejection Ratio & 75 & dB \\ Output Impedance & 70 & M & T_A = 25^\circ C \\ Internal V_{REF} Power-On Time & 1 & ms \\ EXTERNAL REFERENCE INPUT & T_A = 25^\circ C \\ Internal V_{REF} Power-On Time & 1 & ms \\ EXTERNAL REFERENCE INPUT & T_A = 25^\circ C \\ Input Voltage Range & 0.625 & AV_{DD} & V \\ DAC CHANNEL SPECIFICATIONS & V \\ DC Accuracy^7 & H & H \\ Relative Accuracy & \pm 2 & LSB \\ Differential Nonlinearity & \pm 1 \\ Relative Accuracy & \pm 1 & LSB \\ Differential Nonlinearity & \pm 1 \\ Offset Error & 1 & mV \\ Gain Error Mismatch & 0.1 & W & MV \\ Gain Error Mismatch & 0.1 & W & MV \\ Output Voltage Range_0 & 0 to DAC_{REF} & V \\ Output Voltage Range_1 & 0 to 2.5 & V \\ Output Voltage Range_2 & 0 to DACV_{DD} & V \\ \end{array}$	Differential Mode			$V_{CM}^6 \pm V_{REF}/2$	V	
Leakage Current ± 1 ± 6 μA Input Capacitance20pFDuring ADC acquisitionON-CHIP VOLTAGE REFERENCE2.5V0.47 μ F from V _{REF} to AGNDOutput Voltage2.5VTA = 25°CAccuracy ± 40 ppm/°CPower Supply Rejection Ratio75dBOutput Impedance70 Ω $T_A = 25°C$ Internal V _{REF} Power-On Time1msEXTERNAL REFERENCE INPUTmsImput Voltage RangeInput Voltage Range0.625AV _{oD} VDAC CHANNEL SPECIFICATIONS $E^{\pm 1}$ LSBDC Accuracy ⁷ 12BitsRelative Accuracy ± 1 LSBOffset Error ± 1 LSBGain Error Mismatch0.1%Output Voltage Range_10 to DACserVDALGG OUTPUTSVDACser range: DACGND to DACV _{DO} Output Voltage Range_20 to DACV _{DO} VOutput Voltage Range_10 to DACV _{DO} VOutput Voltage Range_10 to DACV _{DO} V	Single-Ended Mode			$0 \text{ to } V_{\text{REF}}$	V	
Input Capacitance20pFDuring ADC acquisitionON-CHIP VOLTAGE REFERENCE0.47 μF from Vner to AGNDOutput Voltage2.5V $Accuracy ± 5$ NPAccuracy±40ppm/°CReference Temperature Coefficient±40 $ppm/°C$ Power Supply Rejection Ratio75dBOutput Impedance70 Ω $T_A = 25°C$ Internal Vare Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV _{DD} VDAC CHANNEL SPECIFICATIONS $C_{ACcuracy'}$ RL = 5 kΩ, CL = 100 pFDC Accuracy'±1LSBGaranteed monotonicOffset Error±1KS2.5 V internal referenceGain Error ⁶ ±1%% of full scale on DACOANALOG OUTPUTS C_{ACL} VDAC _{REF} range: DACGND to DACV _{DD} Output Voltage Range_00 to DAC _{REF} VDAC _{REF} range: DACGND to DACV _{DD} Output Voltage Range_10 to 2.5VDAC _{REF} range: DACGND to DACV _{DD} Output Voltage Range_20 to DACV _{DD} VDAC _{REF} range: DACGND to DACV _{DD}	Leakage Current		±1	±б	μΑ	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Input Capacitance		20		pF	During ADC acquisition
Output Voltage2.5VAccuracy ± 5 mVT_A = 25°CReference Temperature Coefficient ± 40 ppm/°CPower Supply Rejection Ratio75dBOutput Impedance70 Ω T_A = 25°CInternal V _{REF} Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV _{DD} VDAC CHANNEL SPECIFICATIONSVDC Accuracy71BitsResolution12BitsRelative Accuracy ± 1 LSBDifferential Nonlinearity ± 15 mVOffset Error0.1%Gain Error ⁸ 0.1%Output Voltage Range_00 to DAC _{REF} VOutput Voltage Range_10 to DAC _{REF} VOutput Voltage Range_20 to DAC _{NEF} VOutput Voltage Range_20 to DAC _{NEF} VOutput Voltage Range_20 to DAC _{NDO} V	ON-CHIP VOLTAGE REFERENCE					0.47 μF from V _{REF} to AGND
Accuracy ± 5 mV $T_A = 25^{\circ}$ CReference Temperature Coefficient ± 40 ppm/°CPower Supply Rejection Ratio75dBOutput Impedance70 Ω $T_A = 25^{\circ}$ CInternal V _{REF} Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV _{DD} VDAC CHANNEL SPECIFICATIONS $K_{EF} = 5 k\Omega, C_L = 100 \text{ pF}$ DC Accuracy ⁷ 12BitsResolution12BitsRelative Accuracy ± 2 LSBDifferential Nonlinearity ± 1 LSBGain Error ⁸ 0.1%Gain Error Mismatch0.1%Output Voltage Range_00 to DAC _{REF} VOutput Voltage Range_10 to DAC _{NEF} VOutput Voltage Range_20 to DACV _{DD} VOutput Voltage Range_20 to DACV _{DD} V	Output Voltage		2.5		V	
Reference Temperature Coefficient ± 40 ppm/°CPower Supply Rejection Ratio75dBOutput Impedance70 Ω $T_A = 25^{\circ}$ CInternal V _{REF} Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV _{DD} VDAC CHANNEL SPECIFICATIONS $R_L = 5 k\Omega, C_L = 100 pF$ DC Accuracy ⁷ 12BitsResolution12LSBDifferential Nonlinearity ± 1 LSBOffset Error ± 1 LSBGain Error ⁸ 0.1%Output Voltage Range_00 to DAC _{REF} VOutput Voltage Range_10 to DAC _{REF} VOutput Voltage Range_20 to DAC _{ND} V	Accuracy			±5	mV	$T_A = 25^{\circ}C$
Power Supply Rejection Ratio75dBOutput Impedance70 Ω $T_A = 25^{\circ}C$ Internal VREF Power-On Time1msEXTERNAL REFERENCE INPUTms $T_A = 25^{\circ}C$ Input Voltage Range0.625 AV_{DD} VDAC CHANNEL SPECIFICATIONS V V DAC CHANNEL SPECIFICATIONS $R_L = 5 k\Omega, C_L = 100 pF$ DC Accuracy7 E^2 BitsResolution12BitsDifferential Nonlinearity ± 1 LSBOffset Error ± 1 SB Gain Error ⁸ 0.1%Gain Error Mismatch0.1%Output Voltage Range_00 to DAC_{REF}VOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Voltage Range_10 to 2.5VOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Impedance2 Ω	Reference Temperature Coefficient		±40		ppm/°C	
Output Impedance70 Ω TA = 25°CInternal VREF Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV _{DD} VDAC CHANNEL SPECIFICATIONSVVDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDifferential Nonlinearity12BitsDifferential Nonlinearity±1LSBDifferential Nonlinearity±1LSBGain Error ⁸ ±1%Gain Error Mismatch0.1%Output Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACREFVOutput Voltage Range_20 to DACVDDVOutput Impedance2 Ω	Power Supply Rejection Ratio		75		dB	
Internal V _{REF} Power-On Time1msEXTERNAL REFERENCE INPUT Input Voltage Range0.625 AV_{DD} VDAC CHANNEL SPECIFICATIONSVVDAC CHANNEL SPECIFICATIONSIRt = 5 k Ω , CL = 100 pFDC Accuracy7IIIResolution12BitsRelative Accuracy ± 2 LSBDifferential Nonlinearity ± 1 LSBOffset Error ± 15 mVGain Error Mismatch0.1%Output Voltage Range_00 to DAC_{REF}VOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACV_DDVOutput Impedance2 Ω	Output Impedance		70		Ω	$T_A = 25^{\circ}C$
EXTERNAL REFERENCE INPUT Input Voltage Range0.625 AV_{DD} VDAC CHANNEL SPECIFICATIONS DC Accuracy7RL = 5 kQ, CL = 100 pFDC Accuracy712BitsResolution12LSBDifferential Nonlinearity ± 2 LSBDifferential Nonlinearity ± 1 LSBGain Error 6 ± 1 %Gain Error 80.1%MALOG OUTPUTS0 to DAC_REFVOutput Voltage Range_00 to 2.5VOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACV_DDVOutput Impedance2Quitput Impedance	Internal V _{REF} Power-On Time		1		ms	
Input Voltage Range0.625 AV_{DD} VDAC CHANNEL SPECIFICATIONS $R_L = 5 k\Omega, C_L = 100 pF$ DC Accuracy7 $R_L = 5 k\Omega, C_L = 100 pF$ Resolution12BitsRelative Accuracy ± 2 LSBDifferential Nonlinearity ± 1 LSBGain Error8 ± 1 SB Gain Error8 0.1 $\%$ Output Voltage Range_0 $0 \text{ to } DAC_{REF}$ V Output Voltage Range_1 $0 \text{ to } 2.5$ V Output Voltage Range_2 $0 \text{ to } DAC_{ND}$ V Output Voltage Range_2 $0 \text{ to } DAC_{ND}$ V Output Voltage Range_2 $0 \text{ to } DAC_{ND}$ V	EXTERNAL REFERENCE INPUT					
DAC CHANNEL SPECIFICATIONS $R_L = 5 k\Omega, C_L = 100 pF$ DC Accuracy712BitsResolution12LSBRelative Accuracy ± 2 LSBDifferential Nonlinearity ± 1 LSBOffset Error ± 15 mV2.5 V internal referenceGain Error ⁸ ± 1 %Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSVDAC _{REF} range: DACGND to DACV _{DD} VOutput Voltage Range_10 to 2.5VDAC _{REF} range: DACGND to DACV _{DD} Output Voltage Range_20 to DACV _{DD} VOutput Impedance2 Ω Ω	Input Voltage Range	0.625		AV _{DD}	V	
DC Accuracy7IIIResolution12BitsRelative Accuracy±2LSBDifferential Nonlinearity±1LSBOffset Error±15mVGain Error ⁸ ±1%Gain Error Mismatch0.1%Output Voltage Range_00 to DAC_REFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACV_DDVOutput Impedance2Ω	DAC CHANNEL SPECIFICATIONS					$R_L = 5 \text{ k}\Omega$, $C_L = 100 \text{ pF}$
Resolution12BitsRelative Accuracy±2LSBDifferential Nonlinearity±1LSBOffset Error±15mVGain Error ⁸ ±1%Gain Error Mismatch0.1%Output Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDOutput Impedance2	DC Accuracy ⁷					
Relative Accuracy±2LSBLSBDifferential Nonlinearity±1LSBGuaranteed monotonicOffset Error±15mV2.5 V internal referenceGain Error ⁸ ±1%%Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSVDACREF range: DACGND to DACV_DDOutput Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACV_DDVOutput Impedance2Ω	Resolution		12		Bits	
Differential Nonlinearity±1LSBGuaranteed monotonicOffset Error±15mV2.5 V internal referenceGain Error ⁸ ±1%Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSV%Output Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Impedance2Ω	Relative Accuracy		±2		LSB	
Offset Error±15mV2.5 V internal referenceGain Error ⁸ ±1%Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSV%Output Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDOutput Impedance2Ω	Differential Nonlinearity			±1	LSB	Guaranteed monotonic
Gain Error ⁸ ±1%Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSOutput Voltage Range_00 to DACREFVDACREF range: DACGND to DACVDDOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Impedance2Ω	Offset Error			±15	mV	2.5 V internal reference
Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTS </td <td>Gain Error⁸</td> <td></td> <td></td> <td>±1</td> <td>%</td> <td></td>	Gain Error ⁸			±1	%	
ANALOG OUTPUTS V DAC _{REF} range: DACGND to DACV _{DD} Output Voltage Range_0 0 to DAC _{REF} V DAC _{REF} range: DACGND to DACV _{DD} Output Voltage Range_1 0 to 2.5 V Output Voltage Range_2 0 to DACV _{DD} V Output Impedance 2 Ω	Gain Error Mismatch		0.1		%	% of full scale on DAC0
Output Voltage Range_00 to DACREFVDACREF range: DACGND to DACVDDOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Impedance2Ω	ANALOG OUTPUTS					
Output Voltage Range_1 0 to 2.5 V Output Voltage Range_2 0 to DACV _{DD} V Output Impedance 2 Ω	Output Voltage Range_0		0 to DAC _{REF}		V	DAC _{REF} range: DACGND to DACV _{DD}
Output Voltage Range_2 0 to DACV _{DD} V Output Impedance 2 Ω	Output Voltage Range_1		0 to 2.5		V	-
Output Impedance 2 Ω	Output Voltage Range_2		0 to DACV _{DD}		V	
	Output Impedance		2		Ω	

ADUC7028



Figure 26. 64-Ball CSP_BGA Pin Configuration (ADuC7028)

Pin No.	Mnemonic	Description
A1	ADC3/CMP1	Single-Ended or Differential Analog Input 3/Comparator Negative Input.
A2	DACVDD	3.3 V Power Supply for the DACs. Must be connected to AVDD.
A3	AV _{DD}	3.3 V Analog Power.
A4	AGND	Analog Ground. Ground reference point for the analog circuitry.
A5	DACGND	Ground for the DAC. Typically connected to AGND.
A6	P4.2/PLAO[10]	General-Purpose Input and Output Port 4.2/Programmable Logic Array Output Element 10.
A7	P1.1/SPM1/PLAI[1]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.1/UART, I2C0/Programmable Logic Array Input Element 1.
A8	P1.2/SPM2/PLAI[2]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.2/UART, I2C1/Programmable Logic Array Input Element 2.
B1	ADC4	Single-Ended or Differential Analog Input 4.
B2	ADC2/CMP0	Single-Ended or Differential Analog Input 2/Comparator Positive Input.
B3	ADC1	Single-Ended or Differential Analog Input 1.
B4	DAC _{REF}	External Voltage Reference for the DACs. Range: DACGND to DACVDD.
B5	V _{REF}	2.5 V Internal Voltage Reference. Must be connected to a 0.47 μF capacitor when using the internal reference.
B6	P1.0/T1/SPM0/PLAI[0]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.0/Timer1 Input/UART, I2C0/ Programmable Logic Array Input Element 0.
B7	P1.4/SPM4/PLAI[4]/IRQ2	Serial Port Multiplexed. General-Purpose Input and Output Port 1.4/UART, SPI/Programmable Logic Array Input Element 4/External Interrupt Request 2, Active High.
B8	P1.3/SPM3/PLAI[3]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.3/UART, I2C1/Programmable Logic Array Input Element 3.
C1	ADC6	Single-Ended or Differential Analog Input 6.
C2	ADC5	Single-Ended or Differential Analog Input 5.
C3	ADC0	Single-Ended or Differential Analog Input 0.
C4	P4.5/PLAO[13]	General-Purpose Input and Output Port 4.5/Programmable Logic Array Output Element 13.
C5	P4.3/PLAO[11]	General-Purpose Input and Output Port 4.3/Programmable Logic Array Output Element 11.
C6	P4.0/PLAO[8]	General-Purpose Input and Output Port 4.0/Programmable Logic Array Output Element 8.
C7	P4.1/PLAO[9]	General-Purpose Input and Output Port 4.1/Programmable Logic Array Output Element 9.
C8	IOGND	Ground for GPIO (see Table 78). Typically connected to DGND.
D1	ADCNEG	Bias Point or Negative Analog Input of the ADC in Pseudo Differential Mode. Must be connected to the ground of the signal to convert. This bias point must be between 0 V and 1 V.
D2	GND _{REF}	Ground Voltage Reference for the ADC. For optimal performance, the analog power supply should be separated from IOGND and DGND.
D3	ADC7	Single-Ended or Differential Analog Input 7.
D4	P4.4/PLAO[12]	General-Purpose Input and Output Port 4.4/Programmable Logic Array Output Element 12.
D5	P3.6/PWM _{TRIP} /PLAI[14]	General-Purpose Input and Output Port 3.6/PWM Safety Cutoff/Programmable Logic Array Input Element 14.
D6	P1.7/SPM7/PLAO[0]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.7/UART, SPI/Programmable Logic Array Output Element 0.

ADUC7029

```
        7
        6
        5
        4
        3
        2
        1

        0
        0
        0
        0
        0
        0
        A

        0
        0
        0
        0
        0
        0
        A

        0
        0
        0
        0
        0
        0
        B

        0
        0
        0
        0
        0
        0
        C
        B

        0
        0
        0
        0
        0
        0
        0
        D
        B

        0
        0
        0
        0
        0
        0
        0
        D
        B

        0
        0
        0
        0
        0
        0
        0
        D
        E

        0
        0
        0
        0
        0
        0
        0
        E
        F

        0
        0
        0
        0
        0
        0
        0
        G
        G
```

Figure 27. 49-Ball CSP_BGA Pin Configuration (ADuC7029)

088

04955-

Table 15. Pin Function Descriptions (ADuC7029)

Pin No.	Mnemonic	Description
A1	ADC3/CMP1	Single-Ended or Differential Analog Input 3/Comparator Negative Input.
A2	ADC1	Single-Ended or Differential Analog Input 1.
A3	ADC0	Single-Ended or Differential Analog Input 0.
A4	AV _{DD}	3.3 V Analog Power.
A5	V _{REF}	2.5 V Internal Voltage Reference. Must be connected to a 0.47 μF capacitor when using the internal reference.
A6	P1.0/T1/SPM0/PLAI[0]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.0/Timer1 Input/UART, I2C0/ Programmable Logic Array Input Element 0.
A7	P1.1/SPM1/PLAI[1]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.1/UART, I2C0/Programmable Logic Array Input Element 1.
B1	ADC6	Single-Ended or Differential Analog Input 6.
B2	ADC5	Single-Ended or Differential Analog Input 5.
B3	ADC4	Single-Ended or Differential Analog Input 4.
B4	AGND	Analog Ground. Ground reference point for the analog circuitry.
B5	DAC _{REF}	External Voltage Reference for the DACs. Range: DACGND to DACV _{DD} .
B6	P1.4/SPM4/PLAI[4]/IRQ2	Serial Port Multiplexed. General-Purpose Input and Output Port 1.4/UART, SPI/Programmable Logic Array Input Element 4/External Interrupt Request 2, Active High.
B7	P1.3/SPM3/PLAI[3]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.3/UART, I2C1/Programmable Logic Array Input Element 3.
C1	GND _{REF}	Ground Voltage Reference for the ADC. For optimal performance, the analog power supply should be separated from IOGND and DGND.
C2	AGND	Analog Ground. Ground reference point for the analog circuitry.
C3	ADC2/CMP0	Single-Ended or Differential Analog Input 2/Comparator Positive Input.
C4	IOGND	Ground for GPIO (see Table 78). Typically connected to DGND.
C5	P1.2/SPM2/PLAI[2]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.2/UART, I2C1/Programmable Logic Array Input Element 2.
C6	P1.6/SPM6/PLAI[6]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.6/UART, SPI/Programmable Logic Array Input Element 6.
C7	P1.5/SPM5/PLAI[5]/IRQ3	Serial Port Multiplexed. General-Purpose Input and Output Port 1.5/UART, SPI/Programmable Logic Array Input Element 5/External Interrupt Request 3, Active High.
D1	DAC0/ADC12	DAC0 Voltage Output/ADC Input 12.
D2	DAC3/ADC15	DAC3 Voltage Output/ADC Input 15.
D3	DAC1/ADC13	DAC1 Voltage Output/ADC Input 13.
D4	P3.3/PWM1∟/PLAI[11]	General-Purpose Input and Output Port 3.3/PWM Phase 1 Low-Side Output/Programmable Logic Array Input Element 11.
D5	P3.4/PWM2 _H /PLAI[12]	General-Purpose Input and Output Port 3.4/PWM Phase 2 High-Side Output/Programmable Logic Array Input 12.
D6	P3.6/PWM _{TRIP} /PLAI[14]	General-Purpose Input and Output Port 3.6/PWM Safety Cutoff/Programmable Logic Array Input Element 14.
D7	P1.7/SPM7/PLAO[0]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.7/UART, SPI/Programmable Logic Array Output Element 0.

OVERVIEW OF THE ARM7TDMI CORE

The ARM7° core is a 32-bit reduced instruction set computer (RISC). It uses a single 32-bit bus for instruction and data. The length of the data can be eight bits, 16 bits, or 32 bits. The length of the instruction word is 32 bits.

The ARM7TDMI is an ARM7 core with four additional features.

- T support for the thumb (16-bit) instruction set.
- D support for debug.
- M support for long multiplications.
- I includes the EmbeddedICE module to support embedded system debugging.

THUMB MODE (T)

An ARM instruction is 32 bits long. The ARM7TDMI processor supports a second instruction set that is compressed into 16 bits, called the thumb instruction set. Faster execution from 16-bit memory and greater code density can usually be achieved by using the thumb instruction set instead of the ARM instruction set, which makes the ARM7TDMI core particularly suitable for embedded applications.

However, the thumb mode has two limitations.

- Thumb code typically requires more instructions for the same job. As a result, ARM code is usually best for maximizing the performance of time-critical code.
- The thumb instruction set does not include some of the instructions needed for exception handling, which automatically switches the core to ARM code for exception handling.

See the ARM7TDMI user guide for details on the core architecture, the programming model, and both the ARM and ARM thumb instruction sets.

LONG MULTIPLY (M)

The ARM7TDMI instruction set includes four extra instructions that perform 32-bit by 32-bit multiplication with a 64-bit result, and 32-bit by 32-bit multiplication-accumulation (MAC) with a 64-bit result. These results are achieved in fewer cycles than required on a standard ARM7 core.

EmbeddedICE (I)

EmbeddedICE provides integrated on-chip support for the core. The EmbeddedICE module contains the breakpoint and watchpoint registers that allow code to be halted for debugging purposes. These registers are controlled through the JTAG test port.

When a breakpoint or watchpoint is encountered, the processor halts and enters debug state. Once in a debug state, the processor registers can be inspected as well as the Flash/EE, SRAM, and memory mapped registers.

EXCEPTIONS

ARM supports five types of exceptions and a privileged processing mode for each type. The five types of exceptions are

- Normal interrupt or IRQ, which is provided to service general-purpose interrupt handling of internal and external events.
- Fast interrupt or FIQ, which is provided to service data transfers or communication channels with low latency. FIQ has priority over IRQ.
- Memory abort.
- Attempted execution of an undefined instruction.
- Software interrupt instruction (SWI), which can be used to make a call to an operating system.

Typically, the programmer defines interrupt as IRQ, but for higher priority interrupt, that is, faster response time, the programmer can define interrupt as FIQ.

ARM REGISTERS

ARM7TDMI has a total of 37 registers: 31 general-purpose registers and six status registers. Each operating mode has dedicated banked registers.

When writing user-level programs, 15 general-purpose 32-bit registers (R0 to R14), the program counter (R15), and the current program status register (CPSR) are usable. The remaining registers are used for system-level programming and exception handling only.

When an exception occurs, some of the standard registers are replaced with registers specific to the exception mode. All exception modes have replacement banked registers for the stack pointer (R13) and the link register (R14), as represented in Figure 44. The fast interrupt mode has more registers (R8 to R12) for fast interrupt processing. This means that interrupt processing can begin without the need to save or restore these registers and, thus, save critical time in the interrupt handling process.



Data Sheet

Address	Name	Byte	Access Type	Default Value	Page	
Reference Address Base = 0xFFFF0480						
0x048C	REFCON	1	R/W	0x00	50	
ADC Address Base = 0xFFFF0500						
0x0500	ADCCON	2	R/W	0x0600	46	
0x0504	ADCCP	1	R/W	0x00	47	
0x0508	ADCCN	1	R/W	0x01	47	
0x050C	ADCSTA	1	R	0x00	48	
0x0510	ADCDAT	4	R	0x00000000	48	
0x0514	ADCRST	1	R/W	0x00	48	
0x0530	ADCGN	2	R/W	0x0200	48	
0x0534	ADCOF	2	R/W	0x0200	48	
DAC Addr	ess Base = 0xF	FFF060	0			
0x0600	DAC0CON	1	R/W	0x00	56	
0x0604	DAC0DAT	4	R/W	0x00000000	56	
0x0608	DAC1CON	1	R/W	0x00	56	
0x060C	DAC1DAT	4	R/W	0x00000000	56	
0x0610	DAC2CON	1	R/W	0x00	56	
0x0614	DAC2DAT	4	R/W	0x00000000	56	
0x0618	DAC3CON	1	R/W	0x00	56	
0x061C	DAC3DAT	4	R/W	0x00000000	56	
UART Base	e Address = 0x	FFFF07	00			
0x0700	COMTX	1	R/W	0x00	71	
	COMRX	1	R	0x00	71	
	COMDIV0	1	R/W	0x00	71	
0x0704	COMIEN0	1	R/W	0x00	71	
	COMDIV1	1	R/W	0x00	72	
0x0708	COMIID0	1	R	0x01	72	
0x070C	COMCON0	1	R/W	0x00	72	
0x0710	COMCON1	1	R/W	0x00	72	
0x0714	COMSTA0	1	R	0x60	72	
0x0718	COMSTA1	1	R	0x00	73	
0x071C	COMSCR	1	R/W	0x00	73	
0x0720	COMIEN1	1	R/W	0x04	73	
0x0724	COMIID1	1	R	0x01	73	
0x0728	COMADR	1	R/W	0xAA	74	
0x072C	COMDIV2	2	R/W	0x0000	73	

ADuC7019/20/21/22/24/25/26/27/28/29

I2C0 Base Address = 0xFFFF0800 0x0800 I2C0MSTA 1 R/W 0x00 0x0804 I2C0SSTA 1 R 0x01 0x0808 I2C0SSTA 1 R 0x01 0x0808 I2C0STX 1 R 0x00 0x080C I2C0STX 1 R 0x00 0x0810 I2C0MRX 1 R 0x00 0x0814 I2C0MTX 1 W 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x0812 I2C0ADR 1 R/W 0x00 0x0812 I2C0ADR 1 R/W 0x00 0x0824 I2C0EYTE 1 R/W 0x00 0x0825 I2C0CFG 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x0836 I2C0ID1 1 R/W 0x00 0x0840	76 76 77 77
0x0800 I2C0MSTA 1 R/W 0x00 0x0804 I2C0SSTA 1 R 0x01 0x0808 I2C0SRX 1 R 0x00 0x0808 I2C0SRX 1 R 0x00 0x080C I2C0STX 1 W 0x00 0x0810 I2C0MRX 1 R 0x00 0x0814 I2C0MTX 1 W 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x081C I2C0ADR 1 R/W 0x00 0x0824 I2C0EYTE 1 R/W 0x00 0x0828 I2C0ALT 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x0836 I2C0ID1 1 R/W 0x00 0x0836 I2C0ID2 1 R/W 0x00 0x0840 I2C0ID2 1 R/W	76 76 77 77
0x0804 I2C0SSTA 1 R 0x01 0x0808 I2C0SRX 1 R 0x00 0x080C I2C0STX 1 W 0x00 0x080C I2C0STX 1 W 0x00 0x0810 I2C0MRX 1 R 0x00 0x0814 I2C0MRX 1 R 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x081C I2C0ADR 1 R/W 0x00 0x0824 I2C0BYTE 1 R/W 0x00 0x0828 I2C0ALT 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID 1 R/W 0x00 0x0836 I2C0ID 1 R/W 0x00 0x0837 I2C0ID 1 R/W 0x00 0x0836 I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W	76 77 77
0x0808 I2C0SRX 1 R 0x00 0x080C I2C0STX 1 W 0x00 0x0810 I2C0MRX 1 R 0x00 0x0810 I2C0MRX 1 R 0x00 0x0814 I2C0MTX 1 W 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x0812 I2C0ADR 1 R/W 0x00 0x0824 I2C0BYTE 1 R/W 0x00 0x0825 I2C0CFG 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x0836 I2C0ID1 1 R/W 0x00 0x0836 I2C0ID2 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00	77 77
0x080C I2C0STX 1 W 0x00 0x0810 I2C0MRX 1 R 0x00 0x0814 I2C0MTX 1 W 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x081C I2C0ADR 1 R/W 0x00 0x0824 I2C0BYTE 1 R/W 0x00 0x0825 I2C0ALT 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID1 1 R/W 0x00 0x0836 I2C0ID2 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00	77
0x0810 I2C0MRX 1 R 0x00 0x0814 I2C0MTX 1 W 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x081C I2C0ADR 1 R/W 0x00 0x0824 I2C0BYTE 1 R/W 0x00 0x0825 I2C0ALT 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x0836 I2C0ID1 1 R/W 0x00 0x0834 I2C0ID2 1 R/W 0x00 0x0834 I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	
0x0814 I2C0MTX 1 W 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x081C I2C0ADR 1 R/W 0x00 0x0824 I2C0BYTE 1 R/W 0x00 0x0828 I2C0ALT 1 R/W 0x00 0x0830 I2C0CFG 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x0836 I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	77
0x0818 I2C0CNT 1 R/W 0x00 0x081C I2C0ADR 1 R/W 0x00 0x0824 I2C0BYTE 1 R/W 0x00 0x0828 I2C0ALT 1 R/W 0x00 0x0830 I2C0CFG 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	77
0x081C I2C0ADR 1 R/W 0x00 0x0824 I2C0BYTE 1 R/W 0x00 0x0828 I2C0ALT 1 R/W 0x00 0x0820 I2C0CFG 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	77
0x0824 I2C0BYTE 1 R/W 0x00 0x0828 I2C0ALT 1 R/W 0x00 0x082C I2C0CFG 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	77
0x0828 I2C0ALT 1 R/W 0x00 0x082C I2C0CFG 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	77
0x082C 12C0CFG 1 R/W 0x00 0x0830 12C0DIV 2 R/W 0x1F1F 0x0838 12C0ID0 1 R/W 0x00 0x083C 12C0ID1 1 R/W 0x00 0x0840 12C0ID2 1 R/W 0x00 0x0844 12C0ID3 1 R/W 0x00	78
0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	78
0x0838 I2C0ID0 1 R/W 0x00 0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	79
0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	79
0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	79
0x0844 I2C0ID3 1 R/W 0x00	79
	79
0x0848 I2C0CCNT 1 R/W 0x01	79
0x084C I2C0FSTA 2 R/W 0x0000	79
I2C1 Base Address = 0xFFFF0900	
0x0900 I2C1MSTA 1 R/W 0x00	76
0x0904 I2C1SSTA 1 R 0x01	76
0x0908 I2C1SRX 1 R 0x00	77
0x090C I2C1STX 1 W 0x00	77
0x0910 I2C1MRX 1 R 0x00	77
0x0914 I2C1MTX 1 W 0x00	77
0x0918 I2C1CNT 1 R/W 0x00	77
0x091C I2C1ADR 1 R/W 0x00	77
0x0924 I2C1BYTE 1 R/W 0x00	77
0x0928 I2C1ALT 1 R/W 0x00	78
0x092C I2C1CFG 1 R/W 0x00	78
0x0930 I2C1DIV 2 R/W 0x1F1F	79
0x0938 I2C1ID0 1 R/W 0x00	79
0x093C I2C1ID1 1 R/W 0x00	79
0x0940 I2C1ID2 1 R/W 0x00	79
0x0944 I2C1ID3 1 R/W 0x00	79
0x0948 I2C1CCNT 1 R/W 0x01	79
0x094C I2C1FSTA 2 R/W 0x0000	-
SPI Base Address = 0xFFFF0A00	79

0x0A00	SPISTA	1	R	0x00	75
0x0A04	SPIRX	1	R	0x00	75
0x0A08	SPITX	1	W	0x00	75
0x0A0C	SPIDIV	1	R/W	0x1B	75
0x0A10	SPICON	2	R/W	0x0000	75

NONVOLATILE FLASH/EE MEMORY

The ADuC7019/20/21/22/24/25/26/27/28/29 incorporate Flash/EE memory technology on-chip to provide the user with nonvolatile, in-circuit reprogrammable memory space.

Like EEPROM, flash memory can be programmed in-system at a byte level, although it must first be erased. The erase is performed in page blocks. As a result, flash memory is often and more correctly referred to as Flash/EE memory.

Overall, Flash/EE memory represents a step closer to the ideal memory device that includes nonvolatility, in-circuit programmability, high density, and low cost. Incorporated in the ADuC7019/20/21/22/24/25/26/27/28/29, Flash/EE memory technology allows the user to update program code space in-circuit, without the need to replace one-time programmable (OTP) devices at remote operating nodes.

Each part contains a 64 kB array of Flash/EE memory. The lower 62 kB is available to the user and the upper 2 kB contain permanently embedded firmware, allowing in-circuit serial download. These 2 kB of embedded firmware also contain a power-on configuration routine that downloads factorycalibrated coefficients to the various calibrated peripherals (such as ADC, temperature sensor, and band gap references). This 2 kB embedded firmware is hidden from user code.

Flash/EE Memory Reliability

The Flash/EE memory arrays on the parts are fully qualified for two key Flash/EE memory characteristics: Flash/EE memory cycling endurance and Flash/EE memory data retention.

Endurance quantifies the ability of the Flash/EE memory to be cycled through many program, read, and erase cycles. A single endurance cycle is composed of four independent, sequential events, defined as

- 1. Initial page erase sequence
- 2. Read/verify sequence (single Flash/EE)
- 3. Byte program sequence memory
- 4. Second read/verify sequence (endurance cycle)

In reliability qualification, every half word (16-bit wide) location of the three pages (top, middle, and bottom) in the Flash/EE memory is cycled 10,000 times from 0x0000 to 0xFFFF. As indicated in Table 1, the Flash/EE memory endurance qualification is carried out in accordance with JEDEC Retention Lifetime Specification A117 over the industrial temperature range of -40° to $+125^{\circ}$ C. The results allow the specification of a minimum endurance figure over a supply temperature of 10,000 cycles.

Retention quantifies the ability of the Flash/EE memory to retain its programmed data over time. Again, the parts are qualified in accordance with the formal JEDEC Retention Lifetime Specification (A117) at a specific junction temperature ($T_J = 85^{\circ}$ C). As part of this qualification procedure, the Flash/EE memory is cycled to its specified endurance limit, described in Table 1, before data retention is characterized. This means that the Flash/EE memory is guaranteed to retain its data for its fully specified retention lifetime every time the Flash/EE memory is reprogrammed. In addition, note that retention lifetime, based on an activation energy of 0.6 eV, derates with T_J as shown in Figure 61.



Figure 61. Flash/EE Memory Data Retention

PROGRAMMING

The 62 kB of Flash/EE memory can be programmed in-circuit, using the serial download mode or the provided JTAG mode.

Serial Downloading (In-Circuit Programming)

The ADuC7019/20/21/22/24/25/26/27/28/29 facilitate code download via the standard UART serial port or via the I²C port. The parts enter serial download mode after a reset or power cycle if the BM pin is pulled low through an external 1 k Ω resistor. After a part is in serial download mode, the user can download code to the full 62 kB of Flash/EE memory while the device is in-circuit in its target application hardware. An executable PC serial download is provided as part of the development system for serial downloading via the UART. The AN-806 Application Note describes the protocol for serial downloading via the I²C.

JTAG Access

The JTAG protocol uses the on-chip JTAG interface to facilitate code download and debug.

Both switching edges are moved by an equal amount (PWMDAT1 \times $t_{\rm CORE}$) to preserve the symmetrical output patterns.

Also shown are the PWMSYNC pulse and Bit 0 of the PWMSTA register, which indicates whether operation is in the first or second half cycle of the PWM period.

The resulting on times of the PWM signals over the full PWM period (two half periods) produced by the timing unit can be written as follows:

On the high side

 $t_{OHH} = PWMDAT0 + 2(PWMCH0 - PWMDAT1) \times t_{CORE}$

 $t_{OHL} = PWMDAT0 - 2(PWMCH0 - PWMDAT1) \times t_{CORE}$

and the corresponding duty cycles (d)

 $d_{0H} = t_{0HH}/t_s = \frac{1}{2} + (PWMCH0 - PWMDAT1)/PWMDAT0$ and on the low side

 $t_{0LH} = PWMDAT0 - 2(PWMCH0 + PWMDAT1) \times t_{CORE}$

 $t_{oll} = PWMDAT0 + 2(PWMCH0 + PWMDAT1) \times t_{CORE}$

and the corresponding duty cycles (d)

 $d_{OL} = t_{OLH}/t_S = \frac{1}{2} - (PWMCH0 + PWMDAT1)/PWMDAT0$

The minimum permissible t_{0H} and t_{0L} values are zero, corresponding to a 0% duty cycle. In a similar fashion, the maximum value is t_s , corresponding to a 100% duty cycle.

Figure 70 shows the output signals from the timing unit for operation in double update mode. It illustrates a general case where the switching frequency, dead time, and duty cycle are all changed in the second half of the PWM period. The same value for any or all of these quantities can be used in both halves of the PWM cycle. However, there is no guarantee that symmetrical PWM signals are produced by the timing unit in double update mode. Figure 70 also shows that the dead time insertions into the PWM signals are done in the same way as in single update mode.



(Double Update Mode)

In general, the on times of the PWM signals in double update mode can be defined as follows:

On the high side

 $t_{0HH} = (PWMDAT0_1/2 + PWMDAT0_2/2 + PWMCH0_1 + PWMCH0_2 - PWMDAT1_1 - PWMDAT1_2) \times t_{CORE}$

 $t_{0HL} = (PWMDAT0_1/2 + PWMDAT0_2/2 - PWMCH0_1 - PWMCH0_2 + PWMDAT1_1 + PWMDAT1_2) \times t_{CORE}$

where Subscript *1* refers to the value of that register during the first half cycle, and Subscript *2* refers to the value during the second half cycle.

The corresponding duty cycles (d) are

 $d_{0H} = t_{0HH}/t_s = (PWMDAT0_1/2 + PWMDAT0_2/2 + PWMCH0_1 + PWMCH0_2 - PWMDAT1_1 - PWMDAT1_2)/$ (PWMDAT0_1 + PWMDAT0_2)

On the low side

 $t_{0LH} = (PWMDAT0_1/2 + PWMDAT0_2/2 + PWMCH0_1 + PWMCH0_2 + PWMDAT1_1 + PWMDAT1_2) \times t_{CORE}$

 $t_{oLL} = (PWMDAT0_1/2 + PWMDAT0_2/2 - PWMCH0_1 - PWMCH0_2 - PWMDAT1_1 - PWMDAT1_2) \times t_{CORE}$

where Subscript *1* refers to the value of that register during the first half cycle, and Subscript *2* refers to the value during the second half cycle.

The corresponding duty cycles (d) are

 $d_{0L} = t_{0LH}/t_{S} = (PWMDAT0_{1}/2 + PWMDAT0_{2}/2 + PWMCH0_{1} + PWMCH0_{2} + PWMDAT1_{1} + PWMDAT1_{2})/(PWMDAT0_{1} + PWMDAT0_{2})$

For the completely general case in double update mode (see Figure 70), the switching period is given by

 $t_{S} = (PWMDATO_{1} + PWMDATO_{2}) \times t_{CORE}$

Again, the values of t_{0H} and t_{0L} are constrained to lie between zero and $t_{\text{S}}.$

PWM signals similar to those illustrated in Figure 69 and Figure 70 can be produced on the 1H, 1L, 2H, and 2L outputs by programming the PWMCH1 and PWMCH2 registers in a manner identical to that described for PWMCH0. The PWM controller does not produce any PWM outputs until all of the PWMDAT0, PWMCH0, PWMCH1, and PWMCH2 registers have been written to at least once. When these registers are written, internal counting of the timers in the 3-phase timing unit is enabled.

Writing to the PWMDAT0 register starts the internal timing of the main PWM timer. Provided that the PWMDAT0 register is written to prior to the PWMCH0, PWMCH1, and PWMCH2 registers in the initialization, the first PWMSYNC pulse and interrupt (if enabled) appear $1.5 \times t_{CORE} \times PWMDAT0$ seconds after the initial write to the PWMDAT0 register in single update mode. In double update mode, the first PWMSYNC pulse appears after PWMDAT0 × t_{CORE} seconds.

Table 99. COMDIV1 Register

Name	Address	Default Value	Access
COMDIV1	0xFFFF0704	0x00	R/W

COMDIV1 is a divisor latch (high byte) register.

Table 100. COMIID0 Register

Name	Address	Default Value	Access
COMIID0	0xFFFF0708	0x01	R

COMIID0 is the interrupt identification register.

Table 101. COMIID0 MMR Bit Descriptions

Bit 2:1 Status Bits	Bit 0 NINT	Priority	Definition	Clearing Operation
00	1	N/A	No interrupt	N/A
11	0	1 (Highest)	Receive line status interrupt	Read COMSTA0
10	0	2	Receive buffer full interrupt	Read COMRX
01	0	3	Transmit buffer empty interrupt	Write data to COMTX or read COMIID0
00	0	4 (Lowest)	Modem status interrupt	Read COMSTA1

Table 102. COMCON0 Register

Name	Address	Default Value	Access
COMCON0	0xFFFF070C	0x00	R/W

COMCON0 is the line control register.

Table 103. COMCON0 MMR Bit Descriptions

Bit	Name	Description
7	DLAB	Divisor latch access. Set by user to enable access to the COMDIV0 and COMDIV1 registers. Cleared by user to disable access to COMDIV0 and COMDIV1 and enable access to COMRX and COMTX.
6	BRK	Set break. Set by user to force SOUT to 0. Cleared to operate in normal mode.
5	SP	Stick parity. Set by user to force parity to defined values: 1 if $EPS = 1$ and $PEN = 1$, 0 if $EPS = 0$ and $PEN = 1$.
4	EPS	Even parity select bit. Set for even parity. Cleared for odd parity.
3	PEN	Parity enable bit. Set by user to transmit and check the parity bit. Cleared by user for no parity transmission or checking.
2	STOP	Stop bit. Set by user to transmit 1.5 stop bits if the word length is five bits or 2 stop bits if the word length is six bits, seven bits, or eight bits. The receiver checks the first stop bit only, regardless of the number of stop bits selected. Cleared by user to generate 1 stop bit in the transmitted data.
1:0	WLS	Word length select: 00 = five bits, 01 = six bits, 10 = seven bits, 11 = eight bits.

Table 104. COMCON1 Register

Name	Address	Default Value	Access
COMCON1	0xFFFF0710	0x00	R/W

COMCON1 is the modem control register.

Table 105. COMCON1 MMR Bit Descriptions

Bit	Name	Description
7:5		Reserved.
4	LOOPBACK	Loopback. Set by user to enable loopback mode. In loopback mode, SOUT (see Table 78) is forced high. The modem signals are also directly connected to the status inputs (RTS to CTS and DTR to DSR). Cleared by user to be in normal mode.
3	PEN	Parity enable bit. Set by user to transmit and check the parity bit. Cleared by user for no parity transmission or checking.
2	STOP	Stop bit. Set by user to transmit 1.5 stop bits if the word length is five bits, or 2 stop bits if the word length is six bits, seven bits, or eight bits. The receiver checks the first stop bit only, regardless of the number of stop bits selected. Cleared by user to generate 1 stop bit in the transmitted data.
1	RTS	Request to send. Set by user to force the RTS output to 0. Cleared by user to force the RTS output to 1.
0	DTR	Data terminal ready. Set by user to force the DTR output to 0. Cleared by user to force the DTR output to 1.

Table 106. COMSTA0 Register

Name	Address	Default Value	Access
COMSTA0	0xFFFF0714	0x60	R

COMSTA0 is the line status register.

Table 107. COMSTA0 MMR Bit Descriptions

Bit	Name	Description
7		Reserved.
6	TEMT	COMTX and shift register empty status bit. Set automatically if COMTX and shift register are empty. Cleared automatically when writing to COMTX.
5	THRE	COMTX empty. Set automatically if COMTX is empty. Cleared automatically when writing to COMTX.
4	BI	Break error. Set when SIN is held low for more than the maximum word length. Cleared automatically.
3	FE	Framing error. Set when an invalid stop bit occurs. Cleared automatically.
2	PE	Parity error. Set when a parity error occurs. Cleared automatically.
1	OE	Overrun error. Set automatically if data is over- written before being read. Cleared automatically.
0	DR	Data ready. Set automatically when COMRX is full. Cleared by reading COMRX.

Table 116. COMIID1 MMR Bit Descriptions

Bit 3:1 Status	Bit 0			Clearing
Bits	NINT	Priority	Definition	Operation
000	1		No interrupt	
110	0	2	Matching network address	Read COMRX
101	0	3	Address transmitted, buffer empty	Write data to COMTX or read COMIID0
011	0	1	Receive line status interrupt	Read COMSTA0
010	0	2	Receive buffer full interrupt	Read COMRX
001	0	3	Transmit buffer empty interrupt	Write data to COMTX or read COMIID0
000	0	4	Modem status interrupt	Read COMSTA1

Note that to receive a network address interrupt, the slave must ensure that Bit 0 of COMIEN0 (enable receive buffer full interrupt) is set to 1.

Table 117. COMADR Register

Name	Address	Default Value	Access
COMADR	0xFFFF0728	0xAA	R/W

COMADR is an 8-bit, read/write network address register that holds the address checked for by the network addressable UART. Upon receiving this address, the device interrupts the processor and/or sets the appropriate status bit in COMIID1.

SERIAL PERIPHERAL INTERFACE

The ADuC7019/20/21/22/24/25/26/27/28/29 integrate a complete hardware serial peripheral interface (SPI) on-chip. SPI is an industry standard, synchronous serial interface that allows eight bits of data to be synchronously transmitted and simultaneously received, that is, full duplex up to a maximum bit rate of 3.48 Mb, as shown in Table 118. The SPI interface is not operational with core clock divider (CD) bits. POWCON[2:0] = 6 or 7 in master mode.

The SPI port can be configured for master or slave operation. and typically consists of four pins: MISO (P1.5), MOSI (P1.6), SCLK (P1.4), and \overline{CS} (P1.7).

On the transmit side, the SPITX register (and a TX shift register outside it) loads data onto the transmit pin (in slave mode, MISO; in master mode, MOSI). The transmit status bit, Bit 0, in SPISTA indicates whether there is valid data in the SPITX register.

Similarly, the receive data path consists of the SPIRX register (and an RX shift register). SPISTA, Bit 3 indicates whether there is valid data in the SPIRX register. If valid data in the SPIRX register is overwritten or if valid data in the RX shift register is discarded, SPISTA, Bit 5 (the overflow bit) is set.

MISO (Master In, Slave Out) Pin

The MISO pin is configured as an input line in master mode and an output line in slave mode. The MISO line on the master (data in) should be connected to the MISO line in the slave device (data out). The data is transferred as byte wide (8-bit) serial data, MSB first.

MOSI (Master Out, Slave In) Pin

The MOSI pin is configured as an output line in master mode and an input line in slave mode. The MOSI line on the master (data out) should be connected to the MOSI line in the slave device (data in). The data is transferred as byte wide (8-bit) serial data, MSB first.

SCLK (Serial Clock I/O) Pin

The master serial clock (SCLK) is used to synchronize the data being transmitted and received through the MOSI SCLK period. Therefore, a byte is transmitted/received after eight SCLK periods. The SCLK pin is configured as an output in master mode and as an input in slave mode.

In master mode, the polarity and phase of the clock are controlled by the SPICON register, and the bit rate is defined in the SPIDIV register as follows:

$$f_{SERIAL CLOCK} = \frac{f_{UCLK}}{2 \times (1 + SPIDIV)}$$

The maximum speed of the SPI clock is dependent on the clock divider bits and is summarized in Table 118.

Table 118. SPI	Speed vs. (Clock Divider	Bits in 1	Master Mode
----------------	-------------	---------------	-----------	-------------

CD Bits	0	1	2	3	4	5
SPIDIV in Hex	0x05	0x0B	0x17	0x2F	0x5F	0xBF
SPI dpeed in MHz	3.482	1.741	0.870	0.435	0.218	0.109

In slave mode, the SPICON register must be configured with the phase and polarity of the expected input clock. The slave accepts data from an external master up to 10.4 Mb at CD = 0. The formula to determine the maximum speed is as follows:

$$f_{SERIAL CLOCK} = \frac{f_{HCLK}}{4}$$

In both master and slave modes, data is transmitted on one edge of the SCL signal and sampled on the other. Therefore, it is important that the polarity and phase be configured the same for the master and slave devices.

Chip Select (CS Input) Pin

In SPI slave mode, a transfer is initiated by the assertion of CS, which is an active low input signal. The SPI port then transmits and receives 8-bit data until the transfer is concluded by deassertion of $\overline{\text{CS}}$. In slave mode, $\overline{\text{CS}}$ is always an input.

ADuC7019/20/21/22/24/25/26/27/28/29

Name	Address	Default Value	Access
I2C0ALT	0xFFFF0828	0x00	R/W
I2C1ALT	0xFFFF0928	0x00	R/W

I2CxALT are hardware general call ID registers used in slave mode.

Table 139. I2C0CFG MMR Bit Descriptions

Bit Description Reserved. These bits should be written by the user as 0. 31:5 Enable stop interrupt. Set by the user to generate an interrupt upon receiving a stop condition and after receiving a valid start 14 condition and matching address. Cleared by the user to disable the generation of an interrupt upon receiving a stop condition. 13 Reserved. 12 Reserved. Enable stretch SCL (holds SCL low). Set by the user to stretch the SCL line. Cleared by the user to disable stretching of the SCL line. 11 10 Reserved. 9 Slave Tx FIFO request interrupt enable. Set by the user to disable the slave Tx FIFO request interrupt. Cleared by the user to generate an interrupt request just after the negative edge of the clock for the R/W bit. This allows the user to input data into the slave Tx FIFO if it is empty. At 400 ksps and the core clock running at 41.78 MHz, the user has 45 clock cycles to take appropriate action, taking interrupt latency into account. General call status bit clear. Set by the user to clear the general call status bits. Cleared automatically by hardware after the general 8 call status bits are cleared. 7 Master serial clock enable bit. Set by user to enable generation of the serial clock in master mode. Cleared by user to disable serial clock in master mode. 6 Loopback enable bit. Set by user to internally connect the transition to the reception to test user software. Cleared by user to operate in normal mode. 5 Start backoff disable bit. Set by user in multimaster mode. If losing arbitration, the master immediately tries to retransmit. Cleared by user to enable start backoff. After losing arbitration, the master waits before trying to retransmit. 4 Hardware general call enable. When this bit and Bit 3 are set and have received a general call (Address 0x00) and a data byte, the device checks the contents of I2C0ALT against the receive register. If the contents match, the device has received a hardware general call. This is used if a device needs urgent attention from a master device without knowing which master it needs to turn to. This is a "to whom it may concern" call. The ADuC7019/20/21/22/24/25/26/27/28/29 watch for these addresses. The device that requires attention embeds its own address into the message. All masters listen, and the one that can handle the device contacts its slave and acts appropriately. The LSB of the I2COALT register should always be written to 1, as indicated in The I²C-Bus Specification, January 2000, from NXP. 3 General call enable bit. This bit is set by the user to enable the slave device to acknowledge (ACK) an I²C general call, Address 0x00 (write). The device then recognizes a data bit. If it receives a 0x06 (reset and write programmable part of slave address by hardware) as the data byte, the I²C interface resets as as indicated in The I²C-Bus Specification, January 2000, from NXP. This command can be used to reset an entire I²C system. The general call interrupt status bit sets on any general call. The user must take corrective action by setting up the I²C interface after a reset. If it receives a 0x04 (write programmable part of slave address by hardware) as the data byte, the general call interrupt status bit sets on any general call. The user must take corrective action by reprogramming the device address. Reserved. 2 Master enable bit. Set by user to enable the master I²C channel. Cleared by user to disable the master I²C channel. 1 Slave enable bit. Set by user to enable the slave I²C channel. A slave transfer sequence is monitored for the device address in I2C0ID0, 0 I2C0ID1, I2C0ID2, and I2C0ID3. At 400 kSPs, the core clock should run at 41.78 MHz because the interrupt latency could be up to 45 clock cycles alone. After the I²C read bit, the user has 0.5 of an I²C clock cycle to load the Tx FIFO. AT 400 kSPS, this is 1.26 µs, the interrupt latency.

Table 138. I2CxCFG Registers

Name	Address	Default Value	Access
I2C0CFG	0xFFFF082C	0x00	R/W
I2C1CFG	0xFFFF092C	0x00	R/W

I2CxCFG are configuration registers.

Table 140. I2CxDIV Registers

Name	Address	Default Value	Access			
I2C0DIV	0xFFFF0830	0x1F1F	R/W			
I2C1DIV	0xFFFF0930	0x1F1F	R/W			

I2CxDIV are the clock divider registers.

Table 141. I2CxIDx Registers

Name	Address	Default Value	Access
I2C0ID0	0xFFFF0838	0x00	R/W
I2C0ID1	0xFFFF083C	0x00	R/W
I2C0ID2	0xFFFF0840	0x00	R/W
I2C0ID3	0xFFFF0844	0x00	R/W
I2C1ID0	0xFFFF0938	0x00	R/W
I2C1ID1	0xFFFF093C	0x00	R/W
I2C1ID2	0xFFFF0940	0x00	R/W
I2C1ID3	0xFFFF0944	0x00	R/W

I2CxID0, I2CxID1, I2CxID2, and I2CxID3 are slave address device ID registers of I2Cx.

Table 142. I2CxCCNT Registers

Name	Address	Default Value	Access
I2C0CCNT	0xFFFF0848	0x01	R/W
I2C1CCNT	0xFFFF0948	0x01	R/W

I2CxCCNT are 8-bit start/stop generation counters. They hold off SDA low for start and stop conditions.

Table 143. I2CxFSTA Registers

Name	Address	Default Value	Access
I2C0FSTA	0xFFFF084C	0x0000	R/W
I2C1FSTA	0xFFFF094C	0x0000	R/W

I2CxFSTA are FIFO status registers.

Table 144.	I2C0I	FSTA M	MR Bit Descriptions	

	Access		
Bit	Туре	Value	Description
15:10			Reserved.
9	R/W		Master transmit FIFO flush. Set by the user to flush the master Tx FIFO. Cleared automatically when the master Tx FIFO is flushed. This bit also flushes the slave receive FIFO.
8	R/W		Slave transmit FIFO flush. Set by the user to flush the slave Tx FIFO. Cleared automatically after the slave Tx FIFO is flushed.
7:6	R		Master Rx FIFO status bits.
		00	FIFO empty.
		01	Byte written to FIFO.
		10	One byte in FIFO.
		11	FIFO full.
5:4	R		Master Tx FIFO status bits.
		00	FIFO empty.
		01	Byte written to FIFO.
		10	One byte in FIFO.
		11	FIFO full.
3:2	R		Slave Rx FIFO status bits.
		00	FIFO empty.
		01	Byte written to FIFO.
		10	One byte in FIFO.
		11	FIFO full.
1:0	R		Slave Tx FIFO status bits.
		00	FIFO empty.
		01	Byte written to FIFO.
		10	One byte in FIFO.
		11	FIFO full.

ADuC7019/20/21/22/24/25/26/27/28/29

Table 148. PLACLK Register

Name	Address	Default Value	Access
PLACLK	0xFFFF0B40	0x00	R/W

PLACLK is the clock selection for the flip-flops of Block 0 and Block 1. Note that the maximum frequency when using the GPIO pins as the clock input for the PLA blocks is 44 MHz.

Table 149. PLACLK MMR Bit Descriptions

Bit	Value	Description
7		Reserved.
6:4		Block 1 clock source selection.
	000	GPIO clock on P0.5.
	001	GPIO clock on P0.0.
	010	GPIO clock on P0.7.
	011	HCLK.
	100	OCLK (32.768 kHz) external crystal only.
	101	Timer1 overflow.
	Other	Reserved.
3		Reserved.
2:0		Block 0 clock source selection.
	000	GPIO clock on P0.5.
	001	GPIO clock on P0.0.
	010	GPIO clock on P0.7.
	011	HCLK.
	100	OCLK (32.768 kHz) external crystal only.
	101	Timer1 overflow.
	Other	Reserved.

Table 150. PLAIRQ Register

Name	Address	Default Value	Access
PLAIRQ	0xFFFF0B44	0x0000000	R/W

PLAIRQ enables IRQ0 and/or IRQ1 and selects the source of the IRQ.

Table 151. PLAIRQ MMR Bit Descriptions

Bit	Value	Description
15:13		Reserved.
12		PLA IRQ1 enable bit. Set by user to enable IRQ1 output from PLA. Cleared by user to disable IRQ1 output from PLA.
11:8		PLA IRQ1 source.
	0000	PLA Element 0.
	0001	PLA Element 1.
	1111	PLA Element 15.
7:5		Reserved.
4		PLA IRQ0 enable bit. Set by user to enable IRQ0 output from PLA. Cleared by user to disable IRQ0 output from PLA.
3:0		PLA IRQ0 source.
	0000	PLA Element 0.
	0001	PLA Element 1.
	1111	PLA Element 15.

Table 152. Feedback Configuration

Bit	Value	PLAELMO	PLAELM1 to PLAELM7	PLAELM8	PLAELM9 to PLAELM15
10:9	00	Element 15	Element 0	Element 7	Element 8
	01	Element 2	Element 2	Element 10	Element 10
	10	Element 4	Element 4	Element 12	Element 12
	11	Element 6	Element 6	Element 14	Element 14
8:7	00	Element 1	Element 1	Element 9	Element 9
	01	Element 3	Element 3	Element 11	Element 11
	10	Element 5	Element 5	Element 13	Element 13
	11	Element 7	Element 7	Element 15	Element 15

Table 153. PLAADC Register

Name	Address	Default Value	Access
PLAADC	0xFFFF0B48	0x0000000	R/W
			-

PLAADC is the PLA source for the ADC start conversion signal.

Table 154. PLAADC MMR Bit Descriptions

Bit	Value	Description
31:5		Reserved.
4		ADC start conversion enable bit. Set by user to enable ADC start conversion from PLA. Cleared by user to disable ADC start conversion from PLA.
3:0		ADC start conversion source.
	0000	PLA Element 0.
	0001	PLA Element 1.
	1111	PLA Element 15.

Table 155. PLADIN Register

Name	Address	Default Value	Access
PLADIN	0xFFFF0B4C	0x0000000	R/W

PLADIN is a data input MMR for PLA.

Table 156. PLADIN MMR Bit Descriptions

Bit	Description
31:16	Reserved.
15:0	Input bit to Element 15 to Element 0.

Table 157. PLADOUT Register

Name	Address	Default Value	Access
PLADOUT	0xFFFF0B50	0x0000000	R

PLADOUT is a data output MMR for PLA. This register is always updated.

Table 158. PLADOUT MMR Bit Descriptions

Bit	Description
31:16	Reserved.
15:0	Output bit from Element 15 to Element 0.

Table 159. PLALCK Register

Name	Address	Default Value	Access
PLALCK	0xFFFF0B54	0x00	W

PLALCK is a PLA lock option. Bit 0 is written only once. When set, it does not allow modifying any of the PLA MMRs, except PLADIN. A PLA tool is provided in the development system to easily configure the PLA.

PROCESSOR REFERENCE PERIPHERALS INTERRUPT SYSTEM

There are 23 interrupt sources on the ADuC7019/20/21/22/ 24/25/26/27/28/29 that are controlled by the interrupt controller. Most interrupts are generated from the on-chip peripherals, such as ADC and UART. Four additional interrupt sources are generated from external interrupt request pins, IRQ0, IRQ1, IRQ2, and IRQ3. The ARM7TDMI CPU core only recognizes interrupts as one of two types: a normal interrupt request IRQ or a fast interrupt request FIQ. All the interrupts can be masked separately.

The control and configuration of the interrupt system are managed through nine interrupt-related registers, four dedicated to IRQ, and four dedicated to FIQ. An additional MMR is used to select the programmed interrupt source. The bits in each IRQ and FIQ register (except for Bit 23) represent the same interrupt source as described in Table 160.

Table 160. IRQ/FIQ MMRs Bit Description

Bit	Description
0	All interrupts OR'ed (FIQ only)
1	SWI
2	Timer0
3	Timer1
4	Wake-up timer (Timer2)
5	Watchdog timer (Timer3)
6	Flash control
7	ADC channel
8	PLL lock
9	I2C0 slave
10	I2C0 master
11	I2C1 master
12	SPI slave
13	SPI master
14	UART
15	External IRQ0
16	Comparator
17	PSM
18	External IRQ1
19	PLA IRQ0
20	PLA IRQ1
21	External IRQ2
22	External IRQ3
23	PWM trip (IRQ only)/PWM sync (FIQ only)

IRQ

The interrupt request (IRQ) is the exception signal to enter the IRQ mode of the processor. It is used to service general-purpose interrupt handling of internal and external events.

The four 32-bit registers dedicated to IRQ are IRQSTA, IRQSIG, IRQEN, and IRQCLR.

Table 161. IRQSTA Register

Name	Address	Default Value	Access
IRQSTA	0xFFFF0000	0x0000000	R

IRQSTA (read-only register) provides the current-enabled IRQ source status. When set to 1, that source should generate an active IRQ request to the ARM7TDMI core. There is no priority encoder or interrupt vector generation. This function is implemented in software in a common interrupt handler routine. All 32 bits are logically ORed to create the IRQ signal to the ARM7TDMI core.

Table 162. IRQSIG Register

Name	Address	Default Value	Access
IRQSIG	0xFFFF0004	0x00XXX0001	R

¹X indicates an undefined value.

IRQSIG reflects the status of the different IRQ sources. If a peripheral generates an IRQ signal, the corresponding bit in the IRQSIG is set; otherwise, it is cleared. The IRQSIG bits are cleared when the interrupt in the particular peripheral is cleared. All IRQ sources can be masked in the IRQEN MMR. IRQSIG is read only.

Table 163. IRQEN Register

Name	Address	Default Value	Access
IRQEN	0xFFFF0008	0x0000000	R/W

IRQEN provides the value of the current enable mask. When each bit is set to 1, the source request is enabled to create an IRQ exception. When each bit is set to 0, the source request is disabled or masked, which does not create an IRQ exception.

Note that to clear an already enabled interrupt source, the user must set the appropriate bit in the IRQCLR register. Clearing an interrupt's IRQEN bit does not disable the interrupt.

Table 164. IRQCLR Register

Name	Address	Default Value	Access
IRQCLR	0xFFFF000C	0x0000000	W

IRQCLR (write-only register) clears the IRQEN register in order to mask an interrupt source. Each bit set to 1 clears the corresponding bit in the IRQEN register without affecting the remaining bits. The pair of registers, IRQEN and IRQCLR, independently manipulates the enable mask without requiring an atomic read-modify-write.

Data Sheet

In normal mode, an IRQ is generated each time the value of the counter reaches zero when counting down. It is also generated each time the counter value reaches full scale when counting up. An IRQ can be cleared by writing any value to clear the register of that particular timer (TxCLRI).

When using an asynchronous clock-to-clock timer, the interrupt in the timer block may take more time to clear than the time it takes for the code in the interrupt routine to execute. Ensure that the interrupt signal is cleared before leaving the interrupt service routine. This can be done by checking the IRQSTA MMR.

Hour:Minute:Second:1/128 Format

To use the timer in hour:minute:second:hundredths format, select the 32,768 kHz clock and prescaler of 256. The hundredths field does not represent milliseconds but 1/128 of a second (256/32,768). The bits representing the hour, minute, and second are not consecutive in the register. This arrangement applies to TxLD and TxVAL when using the hour:minute:second:hundredths format as set in TxCON[5:4]. See Table 171 for additional details.

Table 171. Hour:Minnute:Second:Hundredths Format

Bit	Value	Description
31:24	0 to 23 or 0 to 255	Hours
23:22	0	Reserved
21:16	0 to 59	Minutes
15:14	0	Reserved
13.8	0 to 59	Seconds
7	0	Reserved
6:0	0 to 127	1/128 second

Timer0 (RTOS Timer)

Timer0 is a general-purpose, 16-bit timer (count down) with a programmable prescaler (see Figure 77). The prescaler source is the core clock frequency (HCLK) and can be scaled by factors of 1, 16, or 256.

Timer0 can be used to start ADC conversions as shown in the block diagram in Figure 77.



Figure 77. Timer0 Block Diagram

ADuC7019/20/21/22/24/25/26/27/28/29

The Timer0 interface consists of four MMRs: T0LD, T0VAL, T0CON, and T0CLRI.

Table 172. T0LD Register

Name	Address	Default Value	Access
TOLD	0xFFFF0300	0x0000	R/W

T0LD is a 16-bit load register.

Table 173. TOVAL Register

Name Address		Default Value	Access	
TOVAL	0xFFFF0304	0xFFFF	R	

TOVAL is a 16-bit read-only register representing the current state of the counter.

Table 174. TOCON Register

Name Address		Default Value	Access	
T0CON	0xFFFF0308	0x0000	R/W	

T0CON is the configuration MMR described in Table 175.

Table 175. TOCON MMR Bit Descriptions

Bit	Value	Description
15:8		Reserved.
7		Timer0 enable bit. Set by user to enable Timer0. Cleared by user to disable Timer0 by default.
6		Timer0 mode. Set by user to operate in periodic mode. Cleared by user to operate in free-running mode. Default mode.
5:4		Reserved.
3:2		Prescale.
	00	Core Clock/1. Default value.
	01	Core Clock/16.
	10	Core Clock/256.
	11	Undefined. Equivalent to 00.
1:0		Reserved.

Table 176. T0CLRI Register

Name Address		Default Value Access			
TOCLRI	0xFFFF030C	0xFF	W		

TOCLRI is an 8-bit register. Writing any value to this register clears the interrupt.

ADuC7019/20/21/22/24/25/26/27/28/29



Figure 82. Interfacing to External EEPROM/RAM

4955-039

Table 195. XMCFG Register

Name Address		Default Value	Access	
XMCFG	0xFFFFF000	0x00	R/W	

XMCFG is set to 1 to enable external memory access. This must be set to 1 before any port pins function as external memory access pins. The port pins must also be individually enabled via the GPxCON MMR.

Table 196. XMxCON Registers

Name	Address	Default Value	Access
XM0CON	0xFFFFF010	0x00	R/W
XM1CON	0xFFFFF014	0x00	R/W
XM2CON	0xFFFFF018	0x00	R/W
XM3CON	0xFFFFF01C	0x00	R/W

XMxCON are the control registers for each memory region. They allow the enabling/disabling of a memory region and control the data bus width of the memory region.

Table 197. XMxCON MMR Bit Descriptions

Bit	Description
1	Selects data bus width. Set by user to select a 16-bit data bus. Cleared by user to select an 8-bit data bus.
0	Enables memory region. Set by user to enable the memory region. Cleared by user to disable the memory region.

Table 198. XMxPAR Registers

Name	Address	Default Value	Access
XMOPAR	0xFFFFF020	0x70FF	R/W
XM1PAR	0xFFFFF024	0x70FF	R/W
XM2PAR	0xFFFFF028	0x70FF	R/W
XM3PAR	0xFFFFF02C	0x70FF	R/W

XMxPAR are registers that define the protocol used for accessing the external memory for each memory region.

Table 199. XMxPAR MMR Bit Descriptions

Bit	Description
15	Enable byte write strobe. This bit is used only for two, 8-bit memory devices sharing the same memory region. Set by the user to gate the A0 output with the WS output. This allows byte write capability without using BHE and BLE signals. Cleared by user to use BHE and BLE signals.
14:12	Number of wait states on the address latch enable STROBE.
11	Reserved.
10	Extra address hold time. Set by user to disable extra hold time. Cleared by user to enable one clock cycle of hold on the address in read and write.
9	Extra bus transition time on read. Set by user to disable extra bus transition time. Cleared by user to enable one extra clock before and after the read strobe (RS).
8	Extra bus transition time on write. Set by user to disable extra bus transition time. Cleared by user to enable one extra clock before and after the write strobe (WS).
7:4	Number of write wait states. Select the number of wait states added to the length of the WS pulse. 0x0 is 1 clock; 0xF is 16 clock cycles (default value).
3:0	Number of read wait states. Selec <u>t</u> the number of wait states added to the length of the RS pulse. 0x0 is 1 clock; 0xF is 16 clock cycles (default value).

Figure 83, Figure 84, Figure 85, and Figure 86 show the timing for a read cycle, a read cycle with address hold and bus turn cycles, a write cycle with address and write hold cycles, and a write cycle with wait sates, respectively.



Figure 84. External Memory Read Cycle with Address Hold and Bus Turn Cycles

Data Sheet

ADuC7019/20/21/22/24/25/26/27/28/29



Dimensions shown in millimeters

ORDERING GUIDE

		DAC			Down	Tomporaturo	Package	Packago	Ordering
Model ^{1, 2}	Channels ³	Channels	RAM	GPIO	loader	Range	Description	Option	Quantity
ADuC7019BCPZ62I	5	3	62 kB/8 kB	14	I ² C	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	
ADuC7019BCPZ62I-RL	5	3	62 kB/8 kB	14	I ² C	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	2,500
ADuC7019BCPZ62IRL7	5	3	62 kB/8 kB	14	I ² C	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	750
ADuC7020BCPZ62	5	4	62 kB/8 kB	14	UART	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	
ADuC7020BCPZ62-RL7	5	4	62 kB/8 kB	14	UART	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	750
ADuC7020BCPZ62I	5	4	62 kB/8 kB	14	I ² C	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	
ADuC7020BCPZ62I-RL	5	4	62 kB/8 kB	14	I ² C	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	2,500
ADuC7020BCPZ62IRL7	5	4	62 kB/8 kB	14	I ² C	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	750
ADuC7021BCPZ62	8	2	62 kB/8 kB	13	UART	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	
ADuC7021BCPZ62-RL	8	2	62 kB/8 kB	13	UART	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	2,500
ADuC7021BCPZ62-RL7	8	2	62 kB/8 kB	13	UART	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	750
ADuC7021BCPZ62I	8	2	62 kB/8 kB	13	I ² C	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	
ADuC7021BCPZ62I-RL	8	2	62 kB/8 kB	13	I ² C	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	2,500
ADuC7021BCPZ32	8	2	32 kB/4 kB	13	UART	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	
ADuC7021BCPZ32-RL7	8	2	32 kB/4 kB	13	UART	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	750
ADuC7022BCPZ62	10		62 kB/8 kB	13	UART	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	
ADuC7022BCPZ62-RL7	10		62 kB/8 kB	13	UART	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	750
ADuC7022BCPZ32	10		32 kB/4 kB	13	UART	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	
ADuC7022BCPZ32-RL	10		32 kB/4 kB	13	UART	-40°C to +125°C	40-Lead LFCSP_WQ	CP-40-9	2,500
ADuC7024BCPZ62	10	2	62 kB/8 kB	30	UART	-40°C to +125°C	64-Lead LFCSP_VQ	CP-64-1	
ADuC7024BCPZ62-RL7	10	2	62 kB/8 kB	30	UART	-40°C to +125°C	64-Lead LFCSP_VQ	CP-64-1	750
ADuC7024BCPZ62I	10	2	62 kB/8 kB	30	I ² C	-40°C to +125°C	64-Lead LFCSP_VQ	CP-64-1	
ADuC7024BCPZ62I-RL	10	2	62 kB/8 kB	30	I ² C	-40°C to +125°C	64-Lead LFCSP_VQ	CP-64-1	2,500
ADuC7024BSTZ62	10	2	62 kB/8 kB	30	UART	-40°C to +125°C	64-Lead LQFP	ST-64-2	
ADuC7024BSTZ62-RL	10	2	62 kB/8 kB	30	UART	-40°C to +125°C	64-Lead LQFP	ST-64-2	1,000
ADuC7025BCPZ62	12		62 kB/8 kB	30	UART	-40°C to +125°C	64-Lead LFCSP_VQ	CP-64-1	
ADuC7025BCPZ62-RL	12		62 kB/8 kB	30	UART	-40°C to +125°C	64-Lead LFCSP_VQ	CP-64-1	2,500
ADuC7025BCPZ32	12		32 kB/4 kB	30	UART	-40°C to +125°C	64-Lead LFCSP_VQ	CP-64-1	
ADuC7025BCPZ32-RL	12		32 kB/4 kB	30	UART	-40°C to +125°C	64-Lead LFCSP_VQ	CP-64-1	2,500
ADuC7025BSTZ62	12		62 kB/8 kB	30	UART	-40°C to +125°C	64-Lead LQFP	ST-64-2	
ADuC7025BSTZ62-RL	12		62 kB/8 kB	30	UART	-40°C to +125°C	64-Lead LQFP	ST-64-2	1,000
ADuC7026BSTZ62	12	4	62 kB/8 kB	40	UART	-40°C to +125°C	80-Lead LQFP	ST-80-1	
ADuC7026BSTZ62-RL	12	4	62 kB/8 kB	40	UART	-40°C to +125°C	80-Lead LQFP	ST-80-1	1,000
ADuC7026BSTZ62I	12	4	62 kB/8 kB	40	I ² C	-40°C to +125°C	80-Lead LQFP	ST-80-1	
ADuC7026BSTZ62I-RL	12	4	62 kB/8 kB	40	I ² C	-40°C to +125°C	80-Lead LQFP	ST-80-1	1,000
ADuC7027BSTZ62	16		62 kB/8 kB	40	UART	-40°C to +125°C	80-Lead LQFP	ST-80-1	
ADuC7027BSTZ62-RL	16		62 kB/8 kB	40	UART	-40°C to +125°C	80-Lead LQFP	ST-80-1	1,000
ADuC7027BSTZ62I	16		62 kB/8 kB	40	I ² C	-40°C to +125°C	80-Lead LQFP	ST-80-1	
ADuC7027BSTZ62I-RL	16		62 kB/8 kB	40	I ² C	-40°C to +125°C	80-Lead LQFP	ST-80-1	1,000
ADuC7028BBCZ62	8	4	62 kB/8 kB	30	UART	-40°C to +125°C	64-Ball CSP_BGA	BC-64-4	
ADuC7028BBCZ62-RL	8	4	62 kB/8 kB	30	UART	-40°C to +125°C	64-Ball CSP_BGA	BC-64-4	2,500
ADuC7029BBCZ62	7	4	62 kB/8 kB	22	UART	-40°C to +125°C	49-Ball CSP_BGA	BC-49-1	
ADuC7029BBCZ62-RL	7	4	62 kB/8 kB	22	UART	-40°C to +125°C	49-Ball CSP_BGA	BC-49-1	4,000
ADuC7029BBCZ62I	7	4	62 kB/8 kB	22	I ² C	-40°C to +125°C	49-Ball CSP_BGA	BC-49-1	
ADuC7029BBCZ62I-RL	7	4	62 kB/8 kB	22	I ² C	-40°C to +125°C	49-Ball CSP BGA	BC-49-1	4.000