

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	44MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, SPI, UART/USART
Peripherals	PLA, PWM, PSM, Temp Sensor, WDT
Number of I/O	13
Program Memory Size	62KB (31K x16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 32
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	40-VFQFN Exposed Pad, CSP
Supplier Device Package	40-LFCSP-VQ (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/aduc7021bcpz62-rl7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **REVISION HISTORY**

12/15—Rev. F to Rev. G	
Changed CP-40-1 to CP-40-9 Univer-	ersal
Updated Outline Dimensions	97
Deleted Figure 96 (CP-40-1); Renumbered Sequentially	97
Changes to Ordering Guide	.101

# 5/13-Rev. E to Rev. F

Changes to Figure 1	1
Added Figure 2 to Figure 10; Renumbered Sequentially	4
Changes to Figure 19; Added Figure 20	21
Changes to EPAD Note in Figure 21 and Figure 22	22
Changes to EPAD Note in Table 11	23
Changes to EPAD Note in Figure 23	25
Changes to EPAD Note in Table 12	26
Changes to Table 14	31
Changes to Table 15	33
Changes to Table 82	68
Added Table 83, Figure 73, Figure 74, Following Text, and	
Table 84; Renumbered Sequentially	69
Changes to Bit 2 Description, Table 98	71
Changes to Table 101	72
Changes to Timer2 (Wake-Up Timer) Section	87
Changes to Figure 94	95
Updated Outline Dimensions	97
Changes to Ordering Guide	101

### 7/12-Rev. D to Rev. E

Changed SCLOCK to SCLK When Refering to SPI Clock,
SPIMISO to MISO when Refering to SPI MISO, SPIMOSI to
MOSI when Refering to SPI MOSI, and SPICSL to $\overline{\text{CS}}$ when
Refering to SPI Chip Select Universal
Changes to Table 4, Table 5, and Figure 511
Changes to Endnote 1 in Table 6 and Figure 612
Changes to Table 7 and Figure 713
Changes to Table 8 and Figure 814
Changes to Table 9 and Figure 915
Changed EPAD Note in Figure 12 and Table 1118
Changed EPAD Note in Figure 13 and Table 1221
Changes to Bit 6 in Table 1843
Changes to Example Source Code (External Crystal Selection)
Section and Example Source Code (External Clock Selection)
Section
Changes to Serial Peripheral Interface Section69
Changes to SPICON[10] and SPICON[9] Descriptions in
Table 12370
Changes to Timer Interval Down Equation and Added Timer
Interval Up Equation79
Added Hour:Minute:Second:1/128 Format Section80
Changes to Table 189
Removed CP-40-10 Package92
Changes to Ordering Guide96
5/11—Rev. C to Rev. D

Changes to Table 4 .....11

Changes to Table 105	67
Updated Outline Dimensions	
Changes to Ordering Guide	94
12/09—Rev. B to Rev. C	

### -Rev. B to Rev. C

Added ADuC7029 Part	Universal
Added Table Numbers and Renumbered Tables	Universal
Changes to Figure Numbers	Universal
Changes to Table 1	6
Changes to Figure 3	9
Changes to Table 3 and Figure 4	10
Changes to Table 10	16
Changes to Figure 55	53
Changes to Serial Peripheral Interface Section	69
Changes to Table 137	73
Changes to Figure 71 and Figure 72	85
Changes to Figure 73 and Figure 74	86
Updated Outline Dimensions	91
Changes to Ordering Guide	94

# 3/07—Rev. A to Rev. B

Added ADuC7028 Part	. Universal
Updated Format	. Universal
Changes to Figure 2	5
Changes to Table 1	6
Changes to ADuC7026/ADuC7027 Section	23
Changes to Figure 21	
Changes to Figure 32 Caption	
Changes to Table 14	35
Changes to ADC Circuit Overview Section	
Changes to Programming Section	44
Changes to Flash/EE Control Interface Section	45
Changes to Table 24	47
Changes to RSTCLR Register Section	
Changes to Figure 52	49
Changes to Figure 53	50
Changes to Comparator Section	50
Changes to Oscillator and PLL-Power Control Section	on51
Changes to Digital Peripherals Section	54
Changes to Interrupt System Section	75
Changes to Timers Section	76
Changes to External Memory Interfacing Section	80
Added IOV <sub>DD</sub> Supply Sensitivity Section	
Changes to Ordering Guide	90

# 1/06—Rev. 0 to Rev. A

Changes to Table 1	6
Added the Flash/EE Memory Reliability Section	43
Changes to Table 30	52
Changes to Serial Peripheral Interface	66
Changes to Ordering Guide	90

10/05—Revision 0: Initial Version

# **SPECIFICATIONS**

 $AV_{DD} = IOV_{DD} = 2.7 V$  to 3.6 V,  $V_{REF} = 2.5 V$  internal reference,  $f_{CORE} = 41.78 MHz$ ,  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted.

ParameterMinTypMaxUnitTest Conditions/CommentsADC CHANNEL SPECIFICATIONS5 $\mu$ sFight acquisition clocks and fADC/2ADC Power-Up Time5 $\mu$ sFight acquisition clocks and fADC/2DC Accuracy'*12Bits1.0Resolution11 $10$ SDifferential Nonlinearity** $20.6$ $\pm 1.5$ LSB2.5 V internal referenceDifferential Nonlinearity** $\pm 0.6$ $\pm 1.5$ LSB1.0 V external referenceDC Code Distribution1 $\pm 2.5$ LSB1.0 V external referenceDC Code Distribution $\pm 1$ $\pm 2.5$ LSB1.0 V external referenceD'ffset Eror $\pm 1$ $\pm 2.5$ LSB1.0 V external referenceOffset Eror Match $\pm 1$ $\pm 2.5$ LSBIncludes distortion and noise componentsOffset Eror Match $\pm 1$ LSBfn = 10 MHz sine wave, funnt = 1 MSPSNUMMIC PERPRIMACE $-75$ dBfn = 10 MHz sine wave, funnt = 1 MSPSOrland Locks Ratio (SNR) $-75$ dBfn = 10 MHz sine wave, funnt = 1 MSPSInput Voltage Ranges $-75$ dBfpInput Voltage Ranges $-75$ match $-75$ Input Voltage Ranges $-75$ $-76$ $-76$ Input Voltage Ranges $-76$ $-76$ $-76$ In	Table 1.				-	
ADC Characy 1°         Eight acquisition clocks and IADC/2           DC Accuracy' <sup>2</sup> Bits           Resolution         12         Bits           Integral Nonlinearity         ±0.6         ±1.5         LS8         2.5 Vinternal reference           Differential Nonlinearity         ±0.5         ±1.4         LS8         2.5 Vinternal reference           Differential Nonlinearity         ±0.5         ±1.4         LS8         2.5 Vinternal reference           DC Code Distribution         1         LS8         2.5 Vinternal reference           Offset Error Match         ±1         LS8         ADC input is a dc voltage           Gain Error Match         ±1         LS8         Internal reference           Gain Error Match         ±1         LS8         Internal reference           Signal-to-Noise Ratio (SNR)         69         LS8         Internal reference           Signal-to-Noise Ratio (SNR)         69         LS8         Internal reference           Total Harmonic Distorion (TND)         -78         KB         Internal reference           Single-to-Match         -11         ±6         MA         Internal reference           Differential Node         -75         KB         Intududes distortion and noise components	Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
ADC Power-Up Time5 $\mu s$ Besolution12BitsResolution12BitsIntegral Nonlinearity $\pm 0.6$ $\pm 1.5$ LSB2.5 V internal referenceDifferential Nonlinearity <sup>1,4</sup> $\pm 0.5$ $\pm 19$ LSB1.0 V external referenceDC Code Distribution1LSB1.0 V external referenceDC Code Distribution1LSBADC input is a dc voltageENDPONT ERRORS <sup>1</sup> LLSBADC input is a dc voltageCode Distribution $\pm 1$ $\pm 2$ LSBCode Distribution $\pm 1$ $\pm 2$ LSBOffset Error Match $\pm 1$ $\pm 2$ LSBGain Error Match $\pm 1$ LSBIncludes distortion and noise componentsONAMIC ERRORMANCE $-75$ dBSignal-to-Noise Ratio (SNR)69dBPeak Hamonic Distortion (THD) $-78$ dBPeak Hamonic Costalk $-80$ dBMANLOG INPUT $-75$ dBInput Voltage Ranges $prprDifferential Mode\sqrt{\alpha_1^2} \pm w_2^2VSingle-Ended Mode0 to V_{tar}prOutryut Voltage Ranges2.5NVNC-HIP VOLTAGE REFERENCE2.5NVOutryut Voltage Range0.625Nv_{eo}DIC Councel REFERENCE2.5NVDAC Chancel Coefficient44058DAC Chancel Coefficient2.458Differential Nonlinearity158Differencial Non$	ADC CHANNEL SPECIFICATIONS					Eight acquisition clocks and fADC/2
DC Accuracy' <sup>1,2</sup> Resolution12IIResolution $\pm 0.6$ $\pm 1.5$ LSB2.5 V internal referenceDifferential Nonlinearity <sup>1,4</sup> $\pm 0.5$ $\pm 1.7$ LSB1.0 V external referenceDC Code Distribution $\pm 0.7$ LSB1.0 V external referenceDC Code Distribution $\pm 1.1$ $\pm 2.5$ LSBNOC input is a d voltageENDPOINT ERRORS'ILSBNOC input is a d voltageCoffset Error $\pm 1.1$ $\pm 2.5$ LSBOffset Error Match $\pm 1.1$ LSBGain Error Match $\pm 1.1$ LSBDYNAMIC PERFORMANCE $\pm 1.1$ LSBSignal-to-Nose Ratio (SNR)6.9HBTotal Harmonic Distortion (HD) $-78$ HBPeak Harmonic of Syntous Noise (PHSN) $-75$ HBMALOG INPUTInput Voltage RangesInput Varge' $\pm V_{an'}^2 \pm V_{an'}^2$ VDifferential Mode $V_{Ca'}^2 \pm V_{an'}^2$ VDifferential Mode $V_{Ca'}^2 \pm V_{an'}^2$ VDifferential Mode $V_{Ca'}^2 \pm V_{an'}^2$ VDifferential Mode $U_{Ca'}^2$ VDifference Inperature Coefficient $\pm 4.0$ $\mu A$ Difference Inperature Coefficient $\pm 4.0$ $\mu A$ During ADC acquisitionInternal Var Power-On Time $\pm 1.1$ Difference Inperature Coefficient $\pm 4.0$ $\mu A$ Durung ADC acquisitionInternal Var Power-On Time $\pm 1.1$ Difference Information $\pm 2.5$ $\Psi B$ Difference Informat	ADC Power-Up Time		5		μs	
Resolution12Bits $\pm 0.6$ $\pm 1.5$ LSB LSB2.5 V internal referenceIntegral Nonlinearity <sup>1,4</sup> $\pm 0.6$ $\pm 1.0$ LSB1.0 V external referenceDIfferential Nonlinearity <sup>1,4</sup> $\pm 0.7 - 0.5$ LSB2.5 V internal referenceDC Code Distribution1LSB2.5 V internal referenceDC Code Distribution1 $\pm 2.7$ LSBENDPOINT ERRORS'-LSBADC input is a dc voltageCriste Error Match $\pm 1$ $\pm 2.2$ LSBGain Error Match $\pm 1$ LSBfm = 10 kHz sine wave, fsumt = 1 MSPSSignal-to-Noise Ratio (SNR)69KBfm = 10 kHz sine wave, fsumt = 1 MSPSTotal Harmonic Distortion (THD) $-75$ KBMeasured on adjacent channelsPack Harmonic Cristralik $-80$ KBMeasured on adjacent channelsANALOG INPUT-75KBKBLincludes distortion and noise componentsInput Voltage Ranges $-75$ KBVDifferential Mode $-75$ KBVSingle-Ended Mode $2.5$ VVLeakage Current $\pm 1$ $\pm 6$ $\mu A$ Input Capacitance $2.5$ V $7 \pm 25^{\circ}C$ Reference Temperature Coefficient $\pm 40$ $\gamma = 5$ Output Voltage Range $0.625$ $AV_{00}$ VInternal Valge Range $0.625$ $AV_{00}$ $Y$ Differential Modi1 $\pi = 25^{\circ}C$ Input Voltage Range $0.625$ $AV_{00}$ $Y$ Differe	DC Accuracy <sup>1, 2</sup>					
$ \begin{array}{ c c c c } \mbox{Internal reference} & \pm 1.0 & \pm 1.5 & \pm 1.5 & \pm 2.5 V internal reference \\ \pm 1.0 & \pm 1.0 & \pm 5 & \pm 1.0 & \pm 5 &$	Resolution	12			Bits	
Life ential Nonlinearity $^{1.4}$ $\pm 1.0$ $\pm 0.5$ LS8 $\pm 1.7 - 0.9$ LS8 LS9 L	Integral Nonlinearity		±0.6	±1.5	LSB	2.5 V internal reference
Differential Nonlinearity3-4 $\pm 0.5$ $\pm 1/-0.9$ LSB2.5 V internal reference 1.0 V external reference 1.0 V external reference 1.0 V external referenceDC Code Distribution1LSBADC input is a dx voltageENDPOINT ERNOR5'Offset Error Gain Error $\pm 1$ $\pm 2$ LSBDYNAMIC PERFORMANCE $\pm 1$ LSB-Signal-to-Noise Ratio (SNR)69-dBTotal Harmonic Distortion (THD)-78dBPeak Harmonic or Spurious Noise (PHSN)-75dBMALOG INPUT Input Voltage RangesDifferential Mode $V_{Cin}^4 \pm V_{Kir/2}$ VSingle-Ended Mode0 to $V_{inr}$ VOutput Voltage Reference Ermerature Coefficient $\pm 40$ ppm/*COutput Voltage Ranges2.5VT_a = 25°COutput Voltage Ranges $T_a = 25°C$ Output Voltage Ranges0.625AV <sub>con</sub> VDAC CHANNEL SPECIFICATIONS $T_a = 25°C$ Output Ingelarea0.625AV <sub>con</sub> VDAC CHANNEL SPECIFICATIONSR_a = 5 kΩ, CL = 100 pFDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDIfferential			±1.0		LSB	1.0 V external reference
DC Code Distribution $+0.7/-0.6$ LSB1.0 V external reference ADC input is a dc voltageENDPOINT LERRORS'LSBADC input is a dc voltageOffset Error Match $\pm 1$ $\pm 2$ LSBGain Error $\pm 1$ $\pm 2$ $\pm 5$ LSBGain Error Match $\pm 1$ LSB $f_N = 10 \text{ kHz sine wave, fourner = 1 MSPSDYNAMIC PERFORMANCEf_N = 10 \text{ kHz sine wave, fourner = 1 MSPSDYNAMIC PERFORMANCEf_N = 10 \text{ kHz sine wave, fourner = 1 MSPSDYNAMIC PERFORMANCE-75dBPeak Harmonic Distortion (THD)-78dBPeak Harmonic or Spurious Noise(PHSN)-75dBChannel to Channel Crosstalk-80dBMALOG INPUT\mu\muInput Voltage RangesV_{Cx}^{A} \pm V_{W7}/2VDifferential Mode0 \text{ to Vierr}VON-CHIP VOLTAGE REFERENCEVT_a = 25^{\circ}COutput Voltage2.5VT_a = 25^{\circ}COutput Voltage RangesT_a = 25^{\circ}COutput Voltage Range0.625AV_{00}DUT Coltage REFERENCET_a = 25^{\circ}COutput Voltage Range0.625AV_{00}DAC CHANNEL SPECIFICATIONSF_aF_aDC Accuracy\pm 11596Gain Error Mismath0.1F_aDAC CHANNEL SPECIFICATIONSF_aF_aDC Accuracy\pm 11596Gain Error Mismath0.1F_aDifferential Nonl$	Differential Nonlinearity <sup>3, 4</sup>		±0.5	+1/-0.9	LSB	2.5 V internal reference
DC Code Distribution1LSBADC input is a dc voltageENDPOINT ERRORS'Offset Error Match $\pm 1$ -LSBGain Error Match $\pm 1$ -LSBGain Error Match $\pm 1$ -LSBDYNAMIC PERFORMANCEfn = 10 kHz sine wave, fswerd = 1 MSPSSignal-to-Noise Ratio (SNR)69-dBTotal Harmonic Distortion (THD)-78dB-Peak Harmonic Or Spurious Noise-77dBMeasured on adjacent channelsANALOG INPUTdBMeasured on adjacent channelsInput Voltage Ranges-VV-Differential ModeVoit* ± Ver/2VVLeakage Current $\pm 1$ $\pm 6$ V/4Input Voltage Ranges0.47 µE from Vare to AGNDOntCHIP VOLTAGE REFERENCE-0.47 µE from Vare to AGNDOutput Voltage2.5rVTa = 25°CReference Temperature Coefficient $\pm 40$ Power Supply Rejection Ratio75-MBDIC Accuracy'Differential NonlinearityDifferential NonlinearityOutput Voltage Range0.625NV <sub>400</sub> V-Duting ADC acquisition Ratio75Output Voltage Range0.625NV <sub>400</sub> V-Differential Nonlinearity±1 <t< td=""><td></td><td></td><td>+0.7/-0.6</td><td></td><td>LSB</td><td>1.0 V external reference</td></t<>			+0.7/-0.6		LSB	1.0 V external reference
ENDPOINT ERRORS* $\pm 1$ $\pm 2$ $\pm 3$ $\pm 3$ $\pm 2$ $\pm 3$ $\pm 3$ Offset Error Match $\pm 1$ $\pm 2$ $\pm 5$ $\pm 5$ $\pm 5$ $\pm 5$ $\pm 5$ Gain Error Match $\pm 1$ $\pm 2$ $\pm 5$ $\pm 5$ $\pm 5$ $\pm 5$ $\pm 1$ $\pm 5$ $\pm 5$ $\pm 1$ $\pm 6$ $\pm 6$ $\pm 1$ $\pm 1$ $\pm 6$ $\pm 1$ $\pm 6$ $\pm 1$ $\pm 6$ $\pm 1$ <td>DC Code Distribution</td> <td></td> <td>1</td> <td></td> <td>LSB</td> <td>ADC input is a dc voltage</td>	DC Code Distribution		1		LSB	ADC input is a dc voltage
Offset Error $\pm 1$ $\pm 2$ LSBOffset Error Match $\pm 1$ LSBGain Error $\pm 2$ $\pm 5$ Gain Error Match $\pm 1$ LSBDTMAMIC PERFORMANCE $\pm 1$ LSBSignal-to-Noise Ratio (SNR)69dBTotal Harmonic Distortion (THD) $-78$ dBPeak Harmonic or Spurious Noise $-75$ dB(PHSN) $-78$ dBChannel-to-Channel Crosstalk $-80$ dBANALOG INPUT $-78$ $dB$ Input Voltage Ranges $0$ to $V_{ex}^{0} \pm V_{exr/2}$ VSingle-Ended Mode $V_{ex}^{0} \pm V_{exr/2}$ VLeakage Current $\pm 1$ $0$ to $V_{trer}$ $\muA$ Input Voltage Ranges $0$ to $V_{trer}$ $\muA$ Input Voltage Ranges $0$ to $V_{trer}$ $\muA$ Input Voltage Ranges $0$ to $V_{trer}$ $\muA$ Input Capacitance $20$ $pF$ During ADC acquisitionON-CHIP VOLTAGE REFERENCE $V$ $T_x = 25^{\circ}C$ Reference Temperature Coefficient $\pm 40$ $pg$ Power Supply Rejection Ratio $75$ $dB$ Output Voltage Range $0.625$ $AV_{co}$ DAC CHANNEL SPECIFICATIONS $T_x = 15$ DC Acturacy' $E1$ $E3$ Relative Accuracy $\pm 1$ $E3$ Relative Accuracy $\pm 1$ $S6$ Gain Error Mismatch $0.1$ $\%$ Michage Range_0 $0$ to $DAC_{axi}$ $V$ Output Voltage Range_1 $0$ to $DAC_{xir}$ $V$	ENDPOINT ERRORS <sup>5</sup>					
Offset Error Match $\pm 1$ LLSBGain Error Match $\pm 2$ $\pm 5$ LSBDYNAMIC PERFORMANCE $\pm 2$ $\pm 5$ LSBSignal-to-Noise Ratio (SNR)69dBIncludes distortion and noise componentsTotal Harmonic Distortion (THD) $-78$ dBPeak Harmonic or Spurious Noise $-75$ dB(PHSN)Channel-to-Channel Crosstalk $-80$ dBChannel-to-Channel Crosstalk $-80$ dBANALOG INPUT $-75$ dBInput Voltage Ranges $V_{CR}^0 \pm V_{KR}^0 \pm V_{KR}^0/2$ VLeakage Current $\pm 1$ $\pm 6$ Input Capacitance $20$ $pF$ Output Voltage $2.5$ $NV$ Accuracy $\pm 5$ $mV$ Reference Temperature Coefficient $\pm 40$ $ppr/C$ Power Supply Rejection REFERENCE $NV_{CR}$ $NV_{CR}$ Output Voltage Range $0.625$ $AV_{DD}$ $V$ Input Voltage Range $0.625$ $AV_{DD}$ $V$ Difference Temperature Coefficient $\pm 40$ $ppr/C$ Reference Temperature Coefficient $\pm 40$ $ppr/C$ Reference Temperature Coefficient $\pm 2$ $K_{DD}$ DAC CHANNEL SPECIPICATIONS $K_{DD}$ $K_{DD}$ DC Accuracy' $E$ $K_{DD}$ Relative Accuracy $\pm 1$ $K_{B}$ Gain Error Mismatch $0.1$ $\%$ Model Guide Range_0 $0$ to $DAC_{RP}$ Output Voltage Range_1 $0$ to $2.5$ $V$ Output Voltage Range_2	Offset Error		±1	±2	LSB	
Gain Error $1.2$ $1.5$ LSBGain Error Match $\pm 1$ LSBDYNAMIC PERFORMANCE $f_{11}$ LSBSignal-to-Noise Ratio (SNR) $69$ dBPeak Harmonic Of Spurious Noise (PHSN) $-75$ dBReak Harmonic Of Spurious Noise (PHSN) $-75$ dBChannel-to-Channel Crosstalk $-80$ dBMANLOG INPUTInput Voltage Ranges $V_{CN}^6 \pm V_{Rer/Z}$ $V$ Input Voltage Ranges $V_{CN}^6 \pm V_{Rer/Z}$ $V$ Differential Mode $V_{CN}^6 \pm V_{Rer/Z}$ $V$ Leakage Current $\pm 1$ $\pm 6$ $\mu A$ Input Capacitance $20$ $pF$ During ADC acquisitionON-CHIP VOLTAGE REFRENCE $0.47 \mu F$ from Veer to AGND $0.47 \mu F$ from Veer to AGNDOutput Voltage $2.5$ $V$ $T_a = 25^{\circ}C$ Output Voltage $2.5$ $V_{V}$ $T_a = 25^{\circ}C$ Output Voltage Range $0.625$ $AV_{oo}$ $V$ Power Supply Rejection Ratio $75$ $dB$ $T_a = 25^{\circ}C$ Output Voltage Range $0.625$ $AV_{oo}$ $V$ DAC CHANNEL SPECIFICATIONS $DC$ $P_{T}$ $R_L = 5 k\Omega, C_L = 100 pF$ DC Accuracy' $\pm 1$ LSBGuaranteed monotonicRelative Accuracy $\pm 1$ $LSB$ Guaranteed monotonicDIfferential Nonlinearity $\pm 1$ LSBGuaranteed monotonicDC Accuracy' $R_{T}$ $H_{T}$ $S_{T}$ Resolution $12$ $ESB$ $S_{T}$ Differential Nonl	Offset Error Match		±1		LSB	
Call Error Match1LLSBDYNAMIC PERFORMANCE1LSBSignal-to-Noise Ratio (SNR)69dBTotal Harmonic Obstortion (THD)-78dBPeak Harmonic of Spurious Noise (PHSN)-75dBChannel-to-Channel Crosstalk-80dBMALCG INPUT-78dBInput Voltage Ranges $V_{Ce}^{6} \pm V_{Ee/Z}$ VDifferential Mode $V_{Ce}^{6} \pm V_{Ee/Z}$ VSingle-Ended Mode0 to $V_{arr}$ VLeakage Current $\pm 1$ $\pm 6$ $\mu A$ Input Voltage REFERENCE $V_{Ce}^{6} \pm V_{Ee/Z}$ $V_{A}$ Output Voltage REFERENCE $V_{Ce}^{6} \pm V_{Ee/Z}$ $V_{A}$ Output Voltage2.5 $V_{A}$ $V_{A}$ Reference Temperature Coefficient $\pm 40$ $ppm^{n}CC$ $T_{A} = 25^{\circ}C$ Internal Viez Power-On Time1ms $T_{A} = 5^{\circ}C$ Internal Viez Power-On Time12Bits $R_{a} = 5 kQ, C_{a} = 100 pF$ DCAccuracy' $\pm 1$ LSBGuaranteed monotonicDifferential Nonlinearity $\pm 1$ LSBGuaranteed monotonicDifferential Nonlinearity $\pm 1$ LSBGuaranteed monotonicOutput Hodage Range_00.625 $AV_{DO}$ $V$ DAC CHANNEL SPECIFICATIONS $E_{A}$ $E_{A}$ $E_{A}$ Differential Nonlinearity $\pm 1$ LSBGuaranteed monotonicOffset Error $\pm 1$ $E_{A}$ $2.5 V$ internal referenceGain Error A $E_{A}$ $V_{A}$ <td>Gain Error</td> <td></td> <td>+2</td> <td>+5</td> <td>LSB</td> <td></td>	Gain Error		+2	+5	LSB	
DYNAMIC PERFORMANCE $=1$ <th< td=""><td>Gain Error Match</td><td></td><td>+1</td><td></td><td>I SB</td><td></td></th<>	Gain Error Match		+1		I SB	
Signal-to-Noise Ratio (SNR)69dBIncludes distortion and noise componentsSignal-to-Noise Ratio (SNR)-78dBPeak Harmonic Distortion (THD)-78dBPeak Harmonic Distortion (THD)-78dBPeak Harmonic Or Spurious Noise (PHSN)-75dBMalboard-75dBANALOG INPUT Input Voltage Ranges-80dBMeasured on adjacent channels-80dBANALOG INPUT Input Voltage Ranges±1±6Differential Mode0 to V <sub>REF</sub> VLeakage Current±1±6Leakage Current±1±6Accuracy±5WOutput Voltage2.5VAccuracy±40ppm/°CAccuracy±440ppm/°CPower Supply Rejection Ratio750Output Impedance70 $\Omega$ Input Voltage Range0.625AV <sub>00</sub> DAC CHANNEL SPECIFICATIONS					250	$f_{\rm IN} = 10  \rm kHz$ sine wave $f_{\rm CAMPLE} = 1  \rm MSPS$
DigrationDigramDigramDigramDigramDigramTotal Harmonic Distortion (THD) $-73$ dBPeak Harmonic Or Spurious Noise (PHSN) $-75$ dBChannel-to-Channel Crosstalk $-80$ dBANLOG INPUT Input Voltage RangesdBDifferential Mode $V_{Cu}^4 \pm V_{igs}/2$ VSingle-Ended Mode $0$ to $V_{ker}$ VLeakage Current $\pm 1$ $\pm 6$ $\mu A$ Input Capacitance20 $pF$ During ADC acquisitionOutput Voltage2.5 $V$ $Accuracy$ Reference Temperature Coefficient $\pm 40$ $pm/°C$ Power Supply Rejection Ratio75dBOutput Voltage Range0.625 $AV_{00}$ Internal Varge Power-On Time1msInput Voltage Range0.625 $AV_{00}$ DC Accuracy' $\pm 1$ $\pm 1$ Relative Accuracy $\pm 2$ LSBDifferential Monlinearity $\pm 1$ $Bits$ Relative Accuracy $\pm 1$ $\%$ Relative Accuracy $\pm 1$ $\%$ Gain Error <sup>4</sup> 0.1 $\%$ MALOG OUTPUTS $V$ Output Voltage Range_00 to DACserOutput Voltage Range_10 to 2.5V $\chi$ Differential Nonlinearity $\pm 1$ $\psi$ $\psi$ DAC CHANNEL SPECIFICATIONS $\psi$ DC Accuracy' $\psi$ $\psi$ $\psi$ DAC Guranteed monotonic $Gain Error^4$ $0.1$ $\psi$ $\psi$ <td>Signal-to-Noise Batio (SNB)</td> <td></td> <td>69</td> <td></td> <td>dB</td> <td>Includes distortion and noise components</td>	Signal-to-Noise Batio (SNB)		69		dB	Includes distortion and noise components
Numeric of Spurious Noise (PHSN)-75dbPeak Harmonic of Spurious Noise (PHSN)-75dBChannel-to-Channel Crosstalk-80dBANLOG INPUT Input Voltage Ranges-80dBDifferential Mode $Vcx^6 \pm Vart/2$ Single-Ended ModeVSingle-Ended Mode0 to $V_{RF}$ VLeakage Current $\pm 11$ $\pm 6$ Input Capacitance20pFDuring ADC acquisitionON-CHIP VOLTAGE REFERENCE0.47 µF from $V_{RF}$ to AGND0.47 µF from $V_{RF}$ to AGNDOutput Voltage2.5w $X_a = 25^\circ C$ Accuracy $\pm 5$ mV $T_a = 25^\circ C$ Reference Temperature Coefficient $\pm 40$ ppm/°CPower Supply Rejection Ratio75GOutput Voltage Range0.625 $AV_{00}$ DAC CHANNEL SPECIFICATIONS $C_{accuracy^7}$ $R_L = 5 k\Omega, C_L = 100 pF$ DAC CHANNEL SPECIFICATIONS $L$ SBDAC CHANNEL SPECIFICATIONS $L$ SBDifferential Nonlinearity $\pm 11$ $SB$ Offset Error $\pm 15$ mVGain Error <sup>8</sup> $11$ $\%$ Output Voltage Range_00 to DACkerVOutput Voltage Range_00 to DACkerVOutput Voltage Range_00 to DACkerVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACkerVOutput Voltage Range_20 to DACkerVOutput Voltage Range_20 to DACkerVOutput Voltage Ra	Total Harmonic Distortion (THD)		-78		dB	includes distortion and holse components
PreservationChannel-to-Channel Crosstalk-R0dBMeasured on adjacent channelsANALOG INPUTImput Voltage Ranges $V_{CA}^6 \pm V_{RF/2}$ VInput Voltage Ranges $0 \text{ to } V_{ter}$ VLeakage Current $\pm 1$ $\pm 6$ $\mu A$ Input Voltage Ranges $0 \text{ to } V_{ter}$ VLeakage Current $\pm 1$ $\pm 6$ $\mu A$ Input Voltage Range $2.5$ V $0.47 \ \mu F \text{ from } V_{ser}$ to AGNDON-CHIP VOLTAGE REFERENCE $V$ $1 \times 25^{\circ}\text{C}$ Output Voltage $2.5$ $V$ $T_{A} = 25^{\circ}\text{C}$ Reference Temperature Coefficient $\pm 40$ ppm/°CPower Supply Rejection Ratio $75$ $dB$ Output Voltage Range $0.625$ $AV_{00}$ VTa = 25°CTa = 25°CInternal Varge Power-On TimemsEXTERNAL REFERENCE INPUTmsInput Voltage Range $0.625$ DC Accuracy <sup>7</sup> ExternalResolution12Relative Accuracy $\pm 1$ Relative Accuracy $\pm 1$ Relative Accuracy $\pm 1$ Gain Error <sup>8</sup> $0.1$ Gain Error Mismatch $0.1$ Output Voltage Range_0 $0 \text{ to } DAC_{SEF}$ Output Voltage Range_1 $0 \text{ to } DAC_{SEF}$ Output Voltage Range_2 $0 \text{ to } DAC_{V_{00}$ Output Voltage Range_2 $0 \text{ to } DAC_{V_{00}$ Output Voltage Range_2 $0 \text{ to } DAC_{V_{00}$ Output Voltage Range_2 $0 \text{ to } DAC_{SEF}$ Output Voltage Range_2 <td>Poak Harmonic or Spurious Noiso</td> <td></td> <td>_76 _75</td> <td></td> <td>dB</td> <td></td>	Poak Harmonic or Spurious Noiso		_76 _75		dB	
$\begin{array}{c c c c } Channel-to-Channel Crosstalk & -80 & dB & Measured on adjacent channels \\ \hline ANALOG INPUT & & & & & & & & & & & & & & & & & & &$	(PHSN)		-75		uв	
ANALOG INPUT       Input Voltage Ranges       Input Voltage Ranges       Vcm $^4$ Vser/2       V         Differential Mode $Vcm^4 \pm Vser/2$ V         Single-Ended Mode       0 to $Vser/2$ V         Leakage Current $\pm 1$ $\pm 6$ $\mu A$ Input Capacitance       20 $pF$ During ADC acquisition         ON-CHIP VOLTAGE REFERENCE $V$ $A^2 \mu F$ from $V_{BEF}$ to AGND         Output Voltage       2.5 $V$ $T_a = 25^\circ$ C         Accuracy $\pm 40$ $pgm/C$ $T_a = 25^\circ$ C         Reference Temperature Coefficient $\pm 40$ $pgm/C$ $T_a = 25^\circ$ C         Output Impedance       70 $G$ $T_a = 25^\circ$ C         Internal $V_{BEF}$ Power-On Time       1 $ms$ $T_a = 25^\circ$ C         Input Voltage Range $0.625$ $AV_{DD}$ $V$ $T_a = 25^\circ$ C         Input Voltage Range $0.625$ $AV_{DD}$ $V$ $T_a = 25^\circ$ C         Input Voltage Range $0.625$ $AV_{DD}$ $V$ $T_a = 25^\circ$ C         Input Voltage Range $0.625$ $AV_{DD}$ $V$ $T_a = 25^\circ$ C         DAC CHANNEL SPECIFICATIONS $T_a = 16^\circ$ <	Channel-to-Channel Crosstalk		-80		dB	Measured on adjacent channels
$\begin{array}{ c c c } \mbox{Input Voltage Ranges} & V_{Cvh}^{6} \pm V_{Cvh}^{6} \pm V_{Err}/2 & V_{Cvh}^{6} \pm V$	ANALOG INPUT					
Differential Mode $V_{CM}^{4} \pm V_{REF}/2$ VSingle-Ended Mode0 to $V_{REF}$ VLeakage Current $\pm 1$ $\pm 6$ $\mu A$ Input Capacitance20 $pF$ During ADC acquisitionON-CHIP VOLTAGE REFERENCE $V$ $0.47 \ \mu F \ from V_{REF}$ to AGNDOutput Voltage2.5V $Accuracy$ Accuracy $\pm 5$ $mV$ $T_A = 25^{\circ}C$ Power Supply Rejection Ratio75dBOutput Impedance70 $\Omega$ $T_A = 25^{\circ}C$ Input Voltage Range0.625 $AV_{DD}$ $V$ EXTERNAL REFERENCE INPUTms $T_A = 25^{\circ}C$ Input Voltage Range0.625 $AV_{DD}$ $V$ DAC CHANNEL SPECIFICATIONS $V$ $R_L = 5 \ kQ, \ C_L = 100 \ pF$ DC Accuracy' $\pm 2$ LSBGuaranteed monotonicDifferential Nonlinearity $\pm 11$ LSBGuaranteed monotonicOffset Error $\pm 11$ $\%$ $\%$ $\%$ of full scale on DACOANALOG OUTPUTS $V$ $M$ $M$ $M$ Output Voltage Range_0 $0 \ to DAC_{REF}$ $V$ $M$ Output Voltage Range_1 $0 \ to 2.5$ $V$ $M$ Output Voltage Range_1 $0 \ to 2.5$ $V$ $M$ Output Voltage Range_2 $0 \ to DAC_{NEC}$ $V$ $M$ Output Voltage Range_1 $0 \ to 2.5$ $V$ $M$ Output Voltage Range_1 $0 \ to 2.5$ $V$ $M$ Output Voltage Range_1 $0 \ to 2.5$ $V$ $M$ Output Vol	Input Voltage Ranges					
$ \begin{array}{ c c c } Single-Ended Mode & 0 to V_{REF} & V \\ Leakage Current & \pm 1 & \pm 6 & \mu A \\ Input Capacitance & 20 & \mu A \\ On-CHIP VOLTAGE REFERENCE & 2.5 & V \\ Accuracy & \pm 5 & mV & T_A = 25^\circ C \\ Accuracy & \pm 5 & mV & T_A = 25^\circ C \\ Power Supply Rejection Ratio & 75 & dB \\ Output Impedance & 70 & M & T_A = 25^\circ C \\ Internal V_{REF} Power-On Time & 1 & ms \\ EXTERNAL REFERENCE INPUT & T_A = 25^\circ C \\ Internal V_{REF} Power-On Time & 1 & ms \\ EXTERNAL REFERENCE INPUT & T_A = 25^\circ C \\ Input Voltage Range & 0.625 & AV_{DD} & V \\ DAC CHANNEL SPECIFICATIONS & V \\ DC Accuracy^7 & H & H \\ Relative Accuracy & \pm 2 & LSB \\ Differential Nonlinearity & \pm 1 \\ Relative Accuracy & \pm 1 & LSB \\ Differential Nonlinearity & \pm 1 \\ Offset Error & 1 & mV \\ Gain Error Mismatch & 0.1 & W & MV \\ Gain Error Mismatch & 0.1 & W & MV \\ Output Voltage Range_0 & 0 to DAC_{REF} & V \\ Output Voltage Range_1 & 0 to 2.5 & V \\ Output Voltage Range_2 & 0 to DACV_{DD} & V \\ \end{array}$	Differential Mode			$V_{CM}{}^6\pm V_{REF}/2$	V	
Leakage Current $\pm 1$ $\pm 6$ $\mu A$ Input Capacitance20pFDuring ADC acquisitionON-CHIP VOLTAGE REFERENCE2.5V0.47 $\mu$ F from V <sub>REF</sub> to AGNDOutput Voltage2.5VTA = 25°CAccuracy $\pm 40$ ppm/°CPower Supply Rejection Ratio75dBOutput Impedance70 $\Omega$ $T_A = 25°C$ Internal V <sub>REF</sub> Power-On Time1msEXTERNAL REFERENCE INPUTmsImput Voltage RangeInput Voltage Range0.625AV <sub>oD</sub> VDAC CHANNEL SPECIFICATIONS $E^{\pm 1}$ LSBDC Accuracy <sup>7</sup> 12BitsRelative Accuracy $\pm 1$ LSBOffset Error $\pm 1$ LSBGain Error Mismatch0.1%Output Voltage Range_10 to DACserVDALGG OUTPUTSVDACser range: DACGND to DACV <sub>DO</sub> Output Voltage Range_20 to DACV <sub>DO</sub> VOutput Voltage Range_10 to DACV <sub>DO</sub> VOutput Voltage Range_10 to DACV <sub>DO</sub> V	Single-Ended Mode			$0 \text{ to } V_{\text{REF}}$	V	
Input Capacitance20pFDuring ADC acquisitionON-CHIP VOLTAGE REFERENCE0.47 μF from Vner to AGNDOutput Voltage2.5V $Accuracy ± 5$ NPAccuracy±40ppm/°CReference Temperature Coefficient±40 $ppm/°C$ Power Supply Rejection Ratio75dBOutput Impedance70 $\Omega$ $T_A = 25°C$ Internal Vare Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV <sub>DD</sub> VDAC CHANNEL SPECIFICATIONS $C_{ACcuracy'}$ RL = 5 kΩ, CL = 100 pFDC Accuracy'±1LSBGaranteed monotonicOffset Error±1KS2.5 V internal referenceGain Error <sup>6</sup> ±1%% of full scale on DACOANALOG OUTPUTS $C_{ACL}$ VDAC <sub>REF</sub> range: DACGND to DACV <sub>DD</sub> Output Voltage Range_00 to DAC <sub>REF</sub> VDAC <sub>REF</sub> range: DACGND to DACV <sub>DD</sub> Output Voltage Range_10 to 2.5VDAC <sub>REF</sub> range: DACGND to DACV <sub>DD</sub> Output Voltage Range_20 to DACV <sub>DD</sub> VDAC <sub>REF</sub> range: DACGND to DACV <sub>DD</sub>	Leakage Current		±1	±б	μΑ	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Input Capacitance		20		pF	During ADC acquisition
Output Voltage2.5VAccuracy $\pm 5$ mVT_A = 25°CReference Temperature Coefficient $\pm 40$ ppm/°CPower Supply Rejection Ratio75dBOutput Impedance70 $\Omega$ T_A = 25°CInternal V <sub>REF</sub> Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV <sub>DD</sub> VDAC CHANNEL SPECIFICATIONSVDC Accuracy71BitsResolution12BitsRelative Accuracy $\pm 1$ LSBDifferential Nonlinearity $\pm 15$ mVOffset Error0.1%Gain Error <sup>8</sup> 0.1%Output Voltage Range_00 to DAC <sub>REF</sub> VOutput Voltage Range_10 to DAC <sub>REF</sub> VOutput Voltage Range_20 to DAC <sub>NEF</sub> VOutput Voltage Range_20 to DAC <sub>NEF</sub> VOutput Voltage Range_20 to DAC <sub>NDO</sub> V	ON-CHIP VOLTAGE REFERENCE					0.47 μF from V <sub>REF</sub> to AGND
Accuracy $\pm 5$ mV $T_A = 25^{\circ}$ CReference Temperature Coefficient $\pm 40$ ppm/°CPower Supply Rejection Ratio75dBOutput Impedance70 $\Omega$ $T_A = 25^{\circ}$ CInternal V <sub>REF</sub> Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV <sub>DD</sub> VDAC CHANNEL SPECIFICATIONS $K_{EF} = 5 k\Omega, C_L = 100 \text{ pF}$ DC Accuracy <sup>7</sup> 12BitsResolution12BitsRelative Accuracy $\pm 2$ LSBDifferential Nonlinearity $\pm 1$ LSBGain Error <sup>8</sup> 0.1%Gain Error Mismatch0.1%Output Voltage Range_00 to DAC <sub>REF</sub> VOutput Voltage Range_10 to DAC <sub>NEF</sub> VOutput Voltage Range_20 to DACV <sub>DD</sub> VOutput Voltage Range_20 to DACV <sub>DD</sub> V	Output Voltage		2.5		V	
Reference Temperature Coefficient $\pm 40$ ppm/°CPower Supply Rejection Ratio75dBOutput Impedance70 $\Omega$ $T_A = 25^{\circ}$ CInternal V <sub>REF</sub> Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV <sub>DD</sub> VDAC CHANNEL SPECIFICATIONS $R_L = 5 k\Omega, C_L = 100 pF$ DC Accuracy <sup>7</sup> 12BitsResolution12LSBDifferential Nonlinearity $\pm 1$ LSBOffset Error $\pm 1$ LSBGain Error <sup>8</sup> 0.1%Output Voltage Range_00 to DAC <sub>REF</sub> VOutput Voltage Range_10 to DAC <sub>REF</sub> VOutput Voltage Range_20 to DAC <sub>ND</sub> V	Accuracy			±5	mV	$T_A = 25^{\circ}C$
Power Supply Rejection Ratio75dBOutput Impedance70 $\Omega$ $T_A = 25^{\circ}C$ Internal VREF Power-On Time1msEXTERNAL REFERENCE INPUTms $T_A = 25^{\circ}C$ Input Voltage Range0.625 $AV_{DD}$ VDAC CHANNEL SPECIFICATIONS $V$ $V$ DAC CHANNEL SPECIFICATIONS $R_L = 5 k\Omega, C_L = 100  pF$ DC Accuracy7 $E^2$ BitsResolution12BitsDifferential Nonlinearity $\pm 1$ LSBOffset Error $\pm 1$ $SB$ Gain Error <sup>8</sup> 0.1%Gain Error Mismatch0.1%Output Voltage Range_00 to DAC_{REF}VOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Voltage Range_10 to 2.5VOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Impedance2 $\Omega$	Reference Temperature Coefficient		±40		ppm/°C	
Output Impedance70 $\Omega$ TA = 25°CInternal VREF Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV <sub>DD</sub> VDAC CHANNEL SPECIFICATIONSVVDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDifferential Nonlinearity12BitsDifferential Nonlinearity±1LSBDifferential Nonlinearity±1LSBGain Error <sup>8</sup> ±1%Gain Error Mismatch0.1%Output Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACREFVOutput Voltage Range_20 to DACVDDVOutput Impedance2 $\Omega$	Power Supply Rejection Ratio		75		dB	
Internal V <sub>REF</sub> Power-On Time1msEXTERNAL REFERENCE INPUT Input Voltage Range0.625 $AV_{DD}$ VDAC CHANNEL SPECIFICATIONSVVDAC CHANNEL SPECIFICATIONSIRt = 5 k $\Omega$ , CL = 100 pFDC Accuracy7IIIResolution12BitsRelative Accuracy $\pm 2$ LSBDifferential Nonlinearity $\pm 1$ LSBOffset Error $\pm 15$ mVGain Error Mismatch0.1%Output Voltage Range_00 to DAC_{REF}VOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACV_DDVOutput Impedance2 $\Omega$	Output Impedance		70		Ω	$T_A = 25^{\circ}C$
EXTERNAL REFERENCE INPUT Input Voltage Range0.625 $AV_{DD}$ VDAC CHANNEL SPECIFICATIONS DC Accuracy7RL = 5 kQ, CL = 100 pFDC Accuracy712BitsResolution12LSBDifferential Nonlinearity $\pm 2$ LSBDifferential Nonlinearity $\pm 1$ LSBGain Error 6 $\pm 1$ %Gain Error 80.1%MALOG OUTPUTS0 to DAC_REFVOutput Voltage Range_00 to 2.5VOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACV_DDVOutput Impedance2Quitput Impedance	Internal V <sub>REF</sub> Power-On Time		1		ms	
Input Voltage Range0.625 $AV_{DD}$ VDAC CHANNEL SPECIFICATIONS $R_L = 5 k\Omega, C_L = 100 pF$ DC Accuracy7 $R_L = 5 k\Omega, C_L = 100 pF$ Resolution12BitsRelative Accuracy $\pm 2$ LSBDifferential Nonlinearity $\pm 1$ LSBGain Error8 $\pm 1$ $SB$ Gain Error8 $0.1$ $\%$ Output Voltage Range_0 $0 \text{ to } DAC_{REF}$ $V$ Output Voltage Range_1 $0 \text{ to } 2.5$ $V$ Output Voltage Range_2 $0 \text{ to } DAC_{ND}$ $V$ Output Voltage Range_2 $0 \text{ to } DAC_{ND}$ $V$ Output Voltage Range_2 $0 \text{ to } DAC_{ND}$ $V$	EXTERNAL REFERENCE INPUT					
DAC CHANNEL SPECIFICATIONS $R_L = 5 k\Omega, C_L = 100 pF$ DC Accuracy712BitsResolution12LSBRelative Accuracy $\pm 2$ LSBDifferential Nonlinearity $\pm 1$ LSBOffset Error $\pm 15$ mV2.5 V internal referenceGain Error <sup>8</sup> $\pm 1$ %Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSVDAC <sub>REF</sub> range: DACGND to DACV <sub>DD</sub> VOutput Voltage Range_10 to 2.5VDAC <sub>REF</sub> range: DACGND to DACV <sub>DD</sub> Output Voltage Range_20 to DACV <sub>DD</sub> VOutput Impedance2 $\Omega$ $\Omega$	Input Voltage Range	0.625		AV <sub>DD</sub>	V	
DC Accuracy7IIIResolution12BitsRelative Accuracy±2LSBDifferential Nonlinearity±1LSBOffset Error±15mVGain Error <sup>8</sup> ±1%Gain Error Mismatch0.1%Output Voltage Range_00 to DAC_REFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACV_DDVOutput Impedance2Ω	DAC CHANNEL SPECIFICATIONS					$R_L = 5 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$
Resolution12BitsRelative Accuracy±2LSBDifferential Nonlinearity±1LSBOffset Error±15mVGain Error <sup>8</sup> ±1%Gain Error Mismatch0.1%Output Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDOutput Impedance2	DC Accuracy <sup>7</sup>					
Relative Accuracy±2LSBLSBDifferential Nonlinearity±1LSBGuaranteed monotonicOffset Error±15mV2.5 V internal referenceGain Error <sup>8</sup> ±1%%Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSVDACREF range: DACGND to DACV_DDOutput Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACV_DDVOutput Impedance2Ω	Resolution		12		Bits	
Differential Nonlinearity±1LSBGuaranteed monotonicOffset Error±15mV2.5 V internal referenceGain Error <sup>8</sup> ±1%Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSV%Output Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Impedance2Ω	Relative Accuracy		±2		LSB	
Offset Error±15mV2.5 V internal referenceGain Error <sup>8</sup> ±1%Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSV%Output Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDOutput Impedance2Ω	Differential Nonlinearity			±1	LSB	Guaranteed monotonic
Gain Error <sup>8</sup> ±1%Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSOutput Voltage Range_00 to DACREFVDACREF range: DACGND to DACVDDOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Impedance2Ω	Offset Error			±15	mV	2.5 V internal reference
Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTS </td <td>Gain Error<sup>8</sup></td> <td></td> <td></td> <td>±1</td> <td>%</td> <td></td>	Gain Error <sup>8</sup>			±1	%	
ANALOG OUTPUTS     V     DAC <sub>REF</sub> range: DACGND to DACV <sub>DD</sub> Output Voltage Range_0     0 to DAC <sub>REF</sub> V     DAC <sub>REF</sub> range: DACGND to DACV <sub>DD</sub> Output Voltage Range_1     0 to 2.5     V       Output Voltage Range_2     0 to DACV <sub>DD</sub> V       Output Impedance     2     Ω	Gain Error Mismatch		0.1		%	% of full scale on DAC0
Output Voltage Range_00 to DACREFVDACREF range: DACGND to DACVDDOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Impedance2Ω	ANALOG OUTPUTS					
Output Voltage Range_1     0 to 2.5     V       Output Voltage Range_2     0 to DACV <sub>DD</sub> V       Output Impedance     2     Ω	Output Voltage Range_0		0 to DAC <sub>REF</sub>		V	DAC <sub>REF</sub> range: DACGND to DACV <sub>DD</sub>
Output Voltage Range_2     0 to DACV <sub>DD</sub> V       Output Impedance     2     Ω	Output Voltage Range_1		0 to 2.5		V	-
Output Impedance 2 $\Omega$	Output Voltage Range_2		0 to DACV <sub>DD</sub>		V	
	Output Impedance		2		Ω	

Parameter	Min	Тур	Мах	Unit	Test Conditions/Comments
MCU CLOCK RATE					
From 32 kHz Internal Oscillator		326		kHz	$CD^{12} = 7$
From 32 kHz External Crystal		41.78		MHz	$CD^{12} = 0$
Using an External Clock	0.05		44	MHz	$T_A = 85^{\circ}C$
	0.05		41.78	MHz	T <sub>A</sub> = 125°C
START-UP TIME					Core clock = 41.78 MHz
At Power-On		130		ms	
From Pause/Nap Mode		24		ns	$CD^{12} = 0$
		3.06		μs	$CD^{12} = 7$
From Sleep Mode		1.58		ms	
From Stop Mode		1.7		ms	
PROGRAMMABLE LOGIC ARRAY (PLA)					
Pin Propagation Delay		12		ns	From input pin to output pin
Element Propagation Delay		2.5		ns	
POWER REQUIREMENTS <sup>13, 14</sup>					
Power Supply Voltage Range					
$AV_{\text{DD}}$ to AGND and $IOV_{\text{DD}}$ to $IOGND$	2.7		3.6	V	
Analog Power Supply Currents					
AV <sub>DD</sub> Current		200		μA	ADC in idle mode; all parts except ADuC7019
		400		μA	ADC in idle mode; ADuC7019 only
DACV <sub>DD</sub> Current <sup>15</sup>		3	25	μA	
Digital Power Supply Current					
IOV <sub>DD</sub> Current in Normal Mode					Code executing from Flash/EE
		7	10	mA	$CD^{12} = 7$
		11	15	mA	$CD^{12} = 3$
		40	45	mA	$CD^{12} = 0$ (41.78 MHz clock)
IOV <sub>DD</sub> Current in Pause Mode		25	30	mA	$CD^{12} = 0$ (41.78 MHz clock)
IOV <sub>DD</sub> Current in Sleep Mode		250	400	μA	$T_A = 85^{\circ}C$
		600	1000	μA	$T_A = 125^{\circ}C$
Additional Power Supply Currents					
ADC		2		mA	@ 1 MSPS
		0.7		mA	@ 62.5 kSPS
DAC		700		μA	per DAC
ESD TESTS					2.5 V reference, $T_A = 25^{\circ}C$
HBM Passed Up To			4	kV	
FCIDM Passed Up To			0.5	kV	

<sup>1</sup> All ADC channel specifications are guaranteed during normal MicroConverter core operation.

<sup>2</sup> Apply to all ADC input channels.

<sup>3</sup> Measured using the factory-set default values in the ADC offset register (ADCOF) and gain coefficient register (ADCGN).

<sup>4</sup> Not production tested but supported by design and/or characterization data on production release.

<sup>5</sup> Measured using the factory-set default values in ADCOF and ADCGN with an external AD845 op amp as an input buffer stage as shown in Figure 59. Based on external ADC system components; the user may need to execute a system calibration to remove external endpoint errors and achieve these specifications (see the Calibration section).

<sup>6</sup> The input signal can be centered on any dc common-mode voltage (V<sub>CM</sub>) as long as this value is within the ADC voltage input range specified.

<sup>7</sup> DAC linearity is calculated using a reduced code range of 100 to 3995.

 $^{8}$  DAC gain error is calculated using a reduced code range of 100 to internal 2.5 V V<sub>REF</sub>.

<sup>9</sup> Endurance is qualified as per JEDEC Standard 22, Method A117 and measured at -40°C, +25°C, +85°C, and +125°C.

<sup>10</sup> Retention lifetime equivalent at junction temperature ( $T_J$ ) = 85°C as per JEDEC Standard 22m, Method A117. Retention lifetime derates with junction temperature.

<sup>11</sup> Test carried out with a maximum of eight I/Os set to a low output level.

<sup>12</sup> See the POWCON register.

<sup>13</sup> Power supply current consumption is measured in normal, pause, and sleep modes under the following conditions: normal mode with 3.6 V supply, pause mode with 3.6 V supply, and sleep mode with 3.6 V supply.

<sup>14</sup> IOV<sub>DD</sub> power supply current decreases typically by 2 mA during a Flash/EE erase cycle.

 $^{15}$  On the ADuC7019/20/21/22, this current must be added to the AV\_{DD} current.

## Table 3. External Memory Read Cycle

Parameter	Min	Тур	Max	Unit
CLK <sup>1</sup>	1/MD clock	ns typ × (POWCON[2:0] + 1)		
tms_after_clkh	4		8	ns
<b>t</b> ADDR_AFTER_CLKH	4		16	ns
t <sub>AE_H_AFTER_MS</sub>		½ CLK		
t <sub>AE</sub>		$(XMxPAR[14:12] + 1) \times CLK$		
thold_addr_after_ae_l		1/2 CLK + (! XMxPAR[10] ) × CLK		
trd_l_after_ae_l		1/2 CLK + (! XMxPAR[10]+ ! XMxPAR[9] ) × CLK		
<b>t</b> rd_h_after_clkh	0		4	
t <sub>RD</sub>		$(XMxPAR[3:0] + 1) \times CLK$		
tdata_before_rd_h	16			ns
tdata_after_rd_h	8	+ (! XMxPAR[9]) $\times$ CLK		
<b>t</b> <sub>RELEASE_MS_AFTER_RD_H</sub>		1 × CLK		

<sup>1</sup> See Table 78.



Figure 13. External Memory Read Cycle (See Table 78)



Pin No.				
7019/7020	7021	7022	Mnemonic	Description
22	22	21	P2.0/SPM9/PLAO[5]/CONV <sub>START</sub>	Serial Port Multiplexed. General-Purpose Input and Output Port 2.0/UART/ Programmable Logic Array Output Element 5/Start Conversion Input Signal for ADC.
23	23	22	P0.7/ECLK/XCLK/SPM8/PLAO[4]	Serial Port Multiplexed. General-Purpose Input and Output Port 0.7/ Output for External Clock Signal/Input to the Internal Clock Generator Circuits/UART/ Programmable Logic Array Output Element 4.
24	24	23	XCLKO	Output from the Crystal Oscillator Inverter.
25	25	24	XCLKI	Input to the Crystal Oscillator Inverter and Input to the Internal Clock Generator Circuits.
26	26	25	P1.7/SPM7/PLAO[0]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.7/UART, SPI/Programmable Logic Array Output Element 0.
27	27	26	P1.6/SPM6/PLAI[6]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.6/UART, SPI/Programmable Logic Array Input Element 6.
28	28	27	P1.5/SPM5/PLAI[5]/IRQ3	Serial Port Multiplexed. General-Purpose Input and Output Port 1.5/UART, SPI/Programmable Logic Array Input Element 5/External Interrupt Request 3, Active High.
29	29	28	P1.4/SPM4/PLAI[4]/IRQ2	Serial Port Multiplexed. General-Purpose Input and Output Port 1.4/UART, SPI/Programmable Logic Array Input Element 4/External Interrupt Request 2, Active High.
30	30	29	P1.3/SPM3/PLAI[3]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.3/UART, I2C1/Programmable Logic Array Input Element 3.
31	31	30	P1.2/SPM2/PLAI[2]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.2/UART, I2C1/Programmable Logic Array Input Element 2.
32	32	31	P1.1/SPM1/PLAI[1]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.1/UART, I2C0/Programmable Logic Array Input Element 1.
33	33	32	P1.0/T1/SPM0/PLAI[0]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.0/ Timer1 Input/UART, I2C0/Programmable Logic Array Input Element 0.
34	-	-	P4.2/PLAO[10]	General-Purpose Input and Output Port 4.2/Programmable Logic Array Output Element 10.
35	34	33	V <sub>REF</sub>	2.5 V Internal Voltage Reference. Must be connected to a 0.47 $\mu F$ capacitor when using the internal reference.
36	35	34	AGND	Analog Ground. Ground reference point for the analog circuitry.
37	36	35	AV <sub>DD</sub>	3.3 V Analog Power.
0	0	0	EP	Exposed Pad. The pin configuration for the ADuC7019/ADuC7020/ ADuC7021/ADuC7022 has an exposed pad that must be soldered for mechanical purposes and left unconnected.

Pin No.	Mnemonic	Description
D7	P1.6/SPM6/PLAI[6]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.6/UART, SPI/Programmable Logic Array Input Element 6.
D8	IOV <sub>DD</sub>	3.3 V Supply for GPIO (see Table 78) and Input of the On-Chip Voltage Regulator.
E1	DAC3/ADC15	DAC3 Voltage Output/ADC Input 15.
E2	DAC2/ADC14	DAC2 Voltage Output/ADC Input 14.
E3	DAC1/ADC13	DAC1 Voltage Output/ADC Input 13.
E4	P3.0/PWM0 <sub>H</sub> /PLAI[8]	General-Purpose Input and Output Port 3.0/PWM Phase 0 High-Side Output/Programmable Logic Array Input Element 8.
E5	P3.2/PWM1 <sub>H</sub> /PLAI[10]	General-Purpose Input and Output Port 3.2/PWM Phase 1 High-Side Output/Programmable Logic Array Input Element 10.
E6	P1.5/SPM5/PLAI[5]/IRQ3	Serial Port Multiplexed. General-Purpose Input and Output Port 1.5/UART, SPI/Programmable Logic Array Input Element 5/External Interrupt Request 3, Active High.
E7	P3.7/PWM <sub>SYNC</sub> /PLAI[15]	General-Purpose Input and Output Port 3.7/PWM Synchronization/Programmable Logic Array Input Element 15.
E8	XCLKI	Input to the Crystal Oscillator Inverter and Input to the Internal Clock Generator Circuits.
F1	P4.6/PLAO[14]	General-Purpose Input and Output Port 4.6/Programmable Logic Array Output Element 14.
F2	TDI	JTAG Test Port Input, Test Data In. Debug and download access.
F3		DAC0 Voltage Output/ADC Input 12
F4	P3.1/PWM0L/PLAI[9]	General-Purpose Input and Output Port 3.1/PWM Phase 0 Low-Side Output/Programmable
F5	P3.3/PWM1_/PLAI[11]	General-Purpose Input and Output Port 3.3/PWM Phase 1 Low-Side Output/Programmable
F6	RST	Reset Input, Active Low.
F7	P0.7/ECLK/XCLK/SPM8/PLAO[4]	Serial Port Multiplexed. General-Purpose Input and Output Port 0.7/Output for External Clock Signal/Input to the Internal Clock Generator Circuits/UART/Programmable Logic Array Output Element 4.
F8	XCLKO	Output from the Crystal Oscillator Inverter.
G1	BM/P0.0/CMP <sub>out</sub> /PLAI[7]	Multifunction I/O Pin. Boot mode. The ADuC7028 enters UART download mode if BM is low at reset and executes code if BM is pulled high at reset through a 1 k $\Omega$ resistor/General-Purpose Input and Output Port 0.0/Voltage Comparator Output/Programmable Logic Array Input Element 7.
G2	P4.7/PLAO[15]	General-Purpose Input and Output Port 4.7/Programmable Logic Array Output Element 15.
G3	TMS	JTAG Test Port Input, Test Mode Select. Debug and download access.
G4	TDO	JTAG Test Port Output, Test Data Out. Debug and download access.
G5	P0.3/TRST/ADC <sub>BUSY</sub>	General-Purpose Input and Output Port 0.3/JTAG Test Port Input, Test Reset/ADC <sub>BUSY</sub> Signal
66	Ρ3 4/Ρ\ΜΜ2/ΡΙ ΔΙ[12]	Output. General-Purpose Input and Output Port 3 4/PWM Phase 2 High-Side Output/Programmable
60		Logic Array Input 12.
G/	P3.5/PWM2L/PLAI[13]	General-Purpose Input and Output Port 3.5/PWM Phase 2 Low-Side Output/Programmable Logic Array Input Element 13.
G8	P2.0/SPM9/PLAO[5]/CONV <sub>START</sub>	Serial Port Multiplexed. General-Purpose Input and Output Port 2.0/UART/Programmable Logic Array Output Element 5/Start Conversion Input Signal for ADC.
H1	P0.6/T1/MRST/PLAO[3]	Multifunction Pin, Driven Low After Reset. General-Purpose Output Port 0.6/Timer1 Input/ Power-On Reset Output/Programmable Logic Array Output Element 3.
H2	ТСК	JTAG Test Port Input, Test Clock. Debug and download access.
H3	IOGND	Ground for GPIO (see Table 78). Typically connected to DGND.
H4	IOV <sub>DD</sub>	3.3 V Supply for GPIO (see Table 78) and Input of the On-Chip Voltage Regulator.
H5	LV <sub>DD</sub>	2.6 V Output of the On-Chip Voltage Regulator. This output must be connected to a 0.47 $\mu\text{F}$ capacitor to DGND only.
H6	DGND	Ground for Core Logic.
H7	IRQ0/P0.4/PWM <sub>TRIP</sub> /PLAO[1]	Multifunction I/O Pin. External Interrupt Request 0, Active High/General-Purpose Input and Output Port 0.4/PWM Trip External Input/Programmable Logic Array Output Element 1.
H8	IRQ1/P0.5/ADC <sub>BUSY</sub> /PLAO[2]	Multifunction I/O Pin. External Interrupt Request 1, Active High/General-Purpose Input and Output Port 0.5/ADC <sub>BUSY</sub> Signal Output/Programmable Logic Array Output Element 2.

# ADUC7029

```
        7
        6
        5
        4
        3
        2
        1

        0
        0
        0
        0
        0
        0
        A

        0
        0
        0
        0
        0
        0
        A

        0
        0
        0
        0
        0
        0
        B

        0
        0
        0
        0
        0
        0
        C
        B

        0
        0
        0
        0
        0
        0
        0
        D
        B

        0
        0
        0
        0
        0
        0
        0
        D
        B

        0
        0
        0
        0
        0
        0
        0
        D
        E

        0
        0
        0
        0
        0
        0
        0
        E
        F

        0
        0
        0
        0
        0
        0
        0
        G
        G
```

Figure 27. 49-Ball CSP\_BGA Pin Configuration (ADuC7029)

088

04955-

Table 15. Pin Function Descriptions (ADuC7029)

Pin No.	Mnemonic	Description
A1	ADC3/CMP1	Single-Ended or Differential Analog Input 3/Comparator Negative Input.
A2	ADC1	Single-Ended or Differential Analog Input 1.
A3	ADC0	Single-Ended or Differential Analog Input 0.
A4	AV <sub>DD</sub>	3.3 V Analog Power.
A5	V <sub>REF</sub>	2.5 V Internal Voltage Reference. Must be connected to a 0.47 $\mu\text{F}$ capacitor when using the internal reference.
A6	P1.0/T1/SPM0/PLAI[0]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.0/Timer1 Input/UART, I2C0/ Programmable Logic Array Input Element 0.
A7	P1.1/SPM1/PLAI[1]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.1/UART, I2C0/Programmable Logic Array Input Element 1.
B1	ADC6	Single-Ended or Differential Analog Input 6.
B2	ADC5	Single-Ended or Differential Analog Input 5.
B3	ADC4	Single-Ended or Differential Analog Input 4.
B4	AGND	Analog Ground. Ground reference point for the analog circuitry.
B5	DAC <sub>REF</sub>	External Voltage Reference for the DACs. Range: DACGND to DACV <sub>DD</sub> .
B6	P1.4/SPM4/PLAI[4]/IRQ2	Serial Port Multiplexed. General-Purpose Input and Output Port 1.4/UART, SPI/Programmable Logic Array Input Element 4/External Interrupt Request 2, Active High.
B7	P1.3/SPM3/PLAI[3]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.3/UART, I2C1/Programmable Logic Array Input Element 3.
C1	GND <sub>REF</sub>	Ground Voltage Reference for the ADC. For optimal performance, the analog power supply should be separated from IOGND and DGND.
C2	AGND	Analog Ground. Ground reference point for the analog circuitry.
C3	ADC2/CMP0	Single-Ended or Differential Analog Input 2/Comparator Positive Input.
C4	IOGND	Ground for GPIO (see Table 78). Typically connected to DGND.
C5	P1.2/SPM2/PLAI[2]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.2/UART, I2C1/Programmable Logic Array Input Element 2.
C6	P1.6/SPM6/PLAI[6]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.6/UART, SPI/Programmable Logic Array Input Element 6.
C7	P1.5/SPM5/PLAI[5]/IRQ3	Serial Port Multiplexed. General-Purpose Input and Output Port 1.5/UART, SPI/Programmable Logic Array Input Element 5/External Interrupt Request 3, Active High.
D1	DAC0/ADC12	DAC0 Voltage Output/ADC Input 12.
D2	DAC3/ADC15	DAC3 Voltage Output/ADC Input 15.
D3	DAC1/ADC13	DAC1 Voltage Output/ADC Input 13.
D4	P3.3/PWM1∟/PLAI[11]	General-Purpose Input and Output Port 3.3/PWM Phase 1 Low-Side Output/Programmable Logic Array Input Element 11.
D5	P3.4/PWM2 <sub>H</sub> /PLAI[12]	General-Purpose Input and Output Port 3.4/PWM Phase 2 High-Side Output/Programmable Logic Array Input 12.
D6	P3.6/PWM <sub>TRIP</sub> /PLAI[14]	General-Purpose Input and Output Port 3.6/PWM Safety Cutoff/Programmable Logic Array Input Element 14.
D7	P1.7/SPM7/PLAO[0]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.7/UART, SPI/Programmable Logic Array Output Element 0.

# **Data Sheet**



#### Figure 40. Current Consumption vs. Temperature @ CD = 3



Figure 41. Current Consumption vs. Temperature @ CD = 7

# ADuC7019/20/21/22/24/25/26/27/28/29



Figure 42. Current Consumption vs. Temperature in Sleep Mode



Figure 43. Current Consumption vs. Sampling Frequency

# ADC CIRCUIT OVERVIEW

The analog-to-digital converter (ADC) incorporates a fast, multichannel, 12-bit ADC. It can operate from 2.7 V to 3.6 V supplies and is capable of providing a throughput of up to 1 MSPS when the clock source is 41.78 MHz. This block provides the user with a multichannel multiplexer, a differential track-and-hold, an on-chip reference, and an ADC.

The ADC consists of a 12-bit successive approximation converter based around two capacitor DACs. Depending on the input signal configuration, the ADC can operate in one of three modes.

- Fully differential mode, for small and balanced signals
- Single-ended mode, for any single-ended signals
- Pseudo differential mode, for any single-ended signals, taking advantage of the common-mode rejection offered by the pseudo differential input

The converter accepts an analog input range of 0 V to  $V_{\text{REF}}$  when operating in single-ended or pseudo differential mode. In fully differential mode, the input signal must be balanced around a common-mode voltage ( $V_{\text{CM}}$ ) in the 0 V to  $AV_{\text{DD}}$  range with a maximum amplitude of 2  $V_{\text{REF}}$  (see Figure 48).



Figure 48. Examples of Balanced Signals in Fully Differential Mode

A high precision, low drift, factory calibrated, 2.5 V reference is provided on-chip. An external reference can also be connected as described in the Band Gap Reference section.

Single or continuous conversion modes can be initiated in the software. An external CONV<sub>START</sub> pin, an output generated from the on-chip PLA, or a Timer0 or Timer1 overflow can also be used to generate a repetitive trigger for ADC conversions.

A voltage output from an on-chip band gap reference proportional to absolute temperature can also be routed through the front-end ADC multiplexer, effectively an additional ADC channel input. This facilitates an internal temperature sensor channel that measures die temperature to an accuracy of  $\pm 3^{\circ}$ C.

## **TRANSFER FUNCTION**

## **Pseudo Differential and Single-Ended Modes**

In pseudo differential or single-ended mode, the input range is 0 V to  $V_{\text{REF}}$ . The output coding is straight binary in pseudo differential and single-ended modes with

1 LSB = *FS*/4096, or 2.5 V/4096 = 0.61 mV, or 610  $\mu$ V when *V<sub>REF</sub>* = 2.5 V The ideal code transitions occur midway between successive integer LSB values (that is, 1/2 LSB, 3/2 LSB, 5/2 LSB, ..., FS – 3/2 LSB). The ideal input/output transfer characteristic is shown in Figure 49.



Figure 49. ADC Transfer Function in Pseudo Differential or Single-Ended Mode

## Fully Differential Mode

The amplitude of the differential signal is the difference between the signals applied to the  $V_{\rm IN+}$  and  $V_{\rm IN-}$  input voltage pins (that is,  $V_{\rm IN+}-V_{\rm IN-}$ ). The maximum amplitude of the differential signal is, therefore,  $-V_{\rm REF}$  to  $+V_{\rm REF}$  p-p (that is,  $2\times V_{\rm REF}$ ). This is regardless of the common mode (CM). The common mode is the average of the two signals, for example,  $(V_{\rm IN+}+V_{\rm IN-})/2$ , and is, therefore, the voltage that the two inputs are centered on. This results in the span of each input being CM  $\pm$   $V_{\rm REF}/2$ . This voltage has to be set up externally, and its range varies with  $V_{\rm REF}$  (see the Driving the Analog Inputs section).

The output coding is twos complement in fully differential mode with 1 LSB = 2 V<sub>REF</sub>/4096 or 2 × 2.5 V/4096 = 1.22 mV when V<sub>REF</sub> = 2.5 V. The output result is ±11 bits, but this is shifted by 1 to the right. This allows the result in ADCDAT to be declared as a signed integer when writing C code. The designed code transitions occur midway between successive integer LSB values (that is, 1/2 LSB, 3/2 LSB, 5/2 LSB, ..., FS – 3/2 LSB). The ideal input/output transfer characteristic is shown in Figure 50.



Figure 50. ADC Transfer Function in Differential Mode

### Table 28. V<sub>CM</sub> Ranges

	-	0		
AV <sub>DD</sub>	VREF	V <sub>CM</sub> Min	<b>V</b> см Мах	Signal Peak-to-Peak
3.3 V	2.5 V	1.25 V	2.05 V	2.5 V
	2.048 V	1.024 V	2.276 V	2.048 V
	1.25 V	0.75 V	2.55 V	1.25 V
3.0 V	2.5 V	1.25 V	1.75 V	2.5 V
	2.048 V	1.024 V	1.976 V	2.048 V
	1.25 V	0.75 V	2.25 V	1.25 V

# CALIBRATION

By default, the factory-set values written to the ADC offset (ADCOF) and gain coefficient registers (ADCGN) yield optimum performance in terms of end-point errors and linearity for standalone operation of the part (see the Specifications section). If system calibration is required, it is possible to modify the default offset and gain coefficients to improve end-point errors, but note that any modification to the factory-set ADCOF and ADCGN values can degrade ADC linearity performance.

For system offset error correction, the ADC channel input stage must be tied to AGND. A continuous software ADC conversion loop must be implemented by modifying the value in ADCOF until the ADC result (ADCDAT) reads Code 0 to Code 1. If the ADCDAT value is greater than 1, ADCOF should be decremented until ADCDAT reads 0 to 1. Offset error correction is done digitally and has a resolution of 0.25 LSB and a range of  $\pm 3.125\%$  of V<sub>REF</sub>.

For system gain error correction, the ADC channel input stage must be tied to  $V_{REF}$ . A continuous software ADC conversion loop must be implemented to modify the value in ADCGN until the ADC result (ADCDAT) reads Code 4094 to Code 4095. If the ADCDAT value is less than 4094, ADCGN should be incremented until ADCDAT reads 4094 to 4095. Similar to the offset calibration, the gain calibration resolution is 0.25 LSB with a range of  $\pm 3\%$  of V<sub>REF</sub>.

## **TEMPERATURE SENSOR**

The ADuC7019/20/21/22/24/25/26/27/28/29 provide voltage output from on-chip band gap references proportional to absolute temperature. This voltage output can also be routed through the front-end ADC multiplexer (effectively an additional ADC channel input) facilitating an internal temperature sensor channel, measuring die temperature to an accuracy of  $\pm 3^{\circ}$ C.

The following is an example routine showing how to use the internal temperature sensor:

```
int main(void)
{
float a = 0;
   short b;
   ADCCON = 0x20; // power-on the ADC
   delay(2000);
```

```
ADCCP = 0x10; // Select Temperature
Sensor as an // input to the ADC
     REFCON = 0x01; // connect internal 2.5V
reference // to Vref pin
     ADCCON = 0xE4; // continuous conversion
     while(1)
     {
             while (!ADCSTA){};
     // wait for end of conversion
             b = (ADCDAT >> 16);
     // To calculate temperature in °C, use
the formula:
             a = 0x525 - b;
     // ((Temperature = 0x525 - Sensor
Voltage) / 1.3)
             a /= 1.3;
             b = floor(a);
             printf("Temperature: %d
oC\n",b);
     }
     return 0;
}
```

# **BAND GAP REFERENCE**

Each ADuC7019/20/21/22/24/25/26/27/28/29 provides an onchip band gap reference of 2.5 V, which can be used for the ADC and DAC. This internal reference also appears on the V<sub>REF</sub> pin. When using the internal reference, a 0.47  $\mu$ F capacitor must be connected from the external V<sub>REF</sub> pin to AGND to ensure stability and fast response during ADC conversions. This reference can also be connected to an external pin (V<sub>REF</sub>) and used as a reference for other circuits in the system. An external buffer is required because of the low drive capability of the V<sub>REF</sub> output. A programmable option also allows an external reference input on the V<sub>REF</sub> pin. Note that it is not possible to disable the internal reference. Therefore, the external reference source must be capable of overdriving the internal reference source.

Table 29. REFCON Register

Name	Address	Default Value	Access
REFCON	0xFFFF048C	0x00	R/W

The band gap reference interface consists of an 8-bit MMR REFCON, described in Table 30.

Table 30. REFCON MMR Bit Designations

Bit	Description
7:1	Reserved.
0	Internal reference output enable. Set by user to connect the internal 2.5 V reference to the V <sub>REF</sub> pin. The reference can be used for an external component but must be buffered. Cleared by user to disconnect the reference from the V <sub>REF</sub> pin.

# **NONVOLATILE FLASH/EE MEMORY**

The ADuC7019/20/21/22/24/25/26/27/28/29 incorporate Flash/EE memory technology on-chip to provide the user with nonvolatile, in-circuit reprogrammable memory space.

Like EEPROM, flash memory can be programmed in-system at a byte level, although it must first be erased. The erase is performed in page blocks. As a result, flash memory is often and more correctly referred to as Flash/EE memory.

Overall, Flash/EE memory represents a step closer to the ideal memory device that includes nonvolatility, in-circuit programmability, high density, and low cost. Incorporated in the ADuC7019/20/21/22/24/25/26/27/28/29, Flash/EE memory technology allows the user to update program code space in-circuit, without the need to replace one-time programmable (OTP) devices at remote operating nodes.

Each part contains a 64 kB array of Flash/EE memory. The lower 62 kB is available to the user and the upper 2 kB contain permanently embedded firmware, allowing in-circuit serial download. These 2 kB of embedded firmware also contain a power-on configuration routine that downloads factorycalibrated coefficients to the various calibrated peripherals (such as ADC, temperature sensor, and band gap references). This 2 kB embedded firmware is hidden from user code.

## Flash/EE Memory Reliability

The Flash/EE memory arrays on the parts are fully qualified for two key Flash/EE memory characteristics: Flash/EE memory cycling endurance and Flash/EE memory data retention.

Endurance quantifies the ability of the Flash/EE memory to be cycled through many program, read, and erase cycles. A single endurance cycle is composed of four independent, sequential events, defined as

- 1. Initial page erase sequence
- 2. Read/verify sequence (single Flash/EE)
- 3. Byte program sequence memory
- 4. Second read/verify sequence (endurance cycle)

In reliability qualification, every half word (16-bit wide) location of the three pages (top, middle, and bottom) in the Flash/EE memory is cycled 10,000 times from 0x0000 to 0xFFFF. As indicated in Table 1, the Flash/EE memory endurance qualification is carried out in accordance with JEDEC Retention Lifetime Specification A117 over the industrial temperature range of  $-40^{\circ}$  to  $+125^{\circ}$ C. The results allow the specification of a minimum endurance figure over a supply temperature of 10,000 cycles.

Retention quantifies the ability of the Flash/EE memory to retain its programmed data over time. Again, the parts are qualified in accordance with the formal JEDEC Retention Lifetime Specification (A117) at a specific junction temperature ( $T_J = 85^{\circ}$ C). As part of this qualification procedure, the Flash/EE memory is cycled to its specified endurance limit, described in Table 1, before data retention is characterized. This means that the Flash/EE memory is guaranteed to retain its data for its fully specified retention lifetime every time the Flash/EE memory is reprogrammed. In addition, note that retention lifetime, based on an activation energy of 0.6 eV, derates with  $T_J$ as shown in Figure 61.



Figure 61. Flash/EE Memory Data Retention

# PROGRAMMING

The 62 kB of Flash/EE memory can be programmed in-circuit, using the serial download mode or the provided JTAG mode.

## Serial Downloading (In-Circuit Programming)

The ADuC7019/20/21/22/24/25/26/27/28/29 facilitate code download via the standard UART serial port or via the I<sup>2</sup>C port. The parts enter serial download mode after a reset or power cycle if the BM pin is pulled low through an external 1 k $\Omega$ resistor. After a part is in serial download mode, the user can download code to the full 62 kB of Flash/EE memory while the device is in-circuit in its target application hardware. An executable PC serial download is provided as part of the development system for serial downloading via the UART. The AN-806 Application Note describes the protocol for serial downloading via the I<sup>2</sup>C.

## JTAG Access

The JTAG protocol uses the on-chip JTAG interface to facilitate code download and debug.

### Table 35. FEECON Register

Name	Address	Default Value	Access
FEECON	0xFFFFF808	0x07	R/W

FEECON is an 8-bit command register. The commands are described in Table 36.

# Table 36. Command Codes in FEECON

Code	Command	Description
0x00 <sup>1</sup>	Null	Idle state.
0x011	Single read	Load FEEDAT with the 16-bit data. Indexed by FEEADR.
0x02 <sup>1</sup>	Single write	Write FEEDAT at the address pointed to by FEEADR. This operation takes 50 $\mu$ s.
0x031	Erase/write	Erase the page indexed by FEEADR and write FEEDAT at the location pointed by FEEADR. This operation takes approxi- mately 24 ms.
0x04 <sup>1</sup>	Single verify	Compare the contents of the location pointed by FEEADR to the data in FEEDAT. The result of the comparison is returned in FEESTA, Bit 1.
0x05 <sup>1</sup>	Single erase	Erase the page indexed by FEEADR.
0x06 <sup>1</sup>	Mass erase	Erase 62 kB of user space. The 2 kB of kernel are protected. This operation takes 2.48 sec. To prevent accidental execution, a command sequence is required to execute this instruction. See the Command Sequence for Executing a Mass Erase section.
0x07	Reserved	Reserved.
0x08	Reserved	Reserved.
0x09	Reserved	Reserved.
0x0A	Reserved	Reserved.
0x0B	Signature	Give a signature of the 64 kB of Flash/EE in the 24-bit FEESIGN MMR. This operation takes 32,778 clock cycles.
0x0C	Protect	This command can run only once. The value of FEEPRO is saved and removed only with a mass erase (0x06) of the key.
0x0D	Reserved	Reserved.
0x0E	Reserved	Reserved.
0x0F	Ping	No operation; interrupt generated.

<sup>1</sup> The FEECON register always reads 0x07 immediately after execution of any of these commands.

# ADuC7019/20/21/22/24/25/26/27/28/29

### Table 37. FEEDAT Register

Name	Address	Default Value	Access		
FEEDAT	0xFFFFF80C	0xXXXX <sup>1</sup>	R/W		

 $^{1}X = 0, 1, 2, \text{ or } 3.$ 

FEEDAT is a 16-bit data register.

### Table 38. FEEADR Register

Name	Address	Default Value	Access
FEEADR	0xFFFFF810	0x0000	R/W

FEEADR is another 16-bit address register.

### Table 39. FEESIGN Register

Name	Address	Default Value	Access
FEESIGN	0xFFFFF818	0xFFFFF	R

FEESIGN is a 24-bit code signature.

#### Table 40. FEEPRO Register

Name	Address	Default Value	Access
FEEPRO	0xFFFFF81C	0x0000000	R/W

FEEPRO MMR provides protection following a subsequent reset of the MMR. It requires a software key (see Table 42).

### Table 41. FEEHIDE Register

Name	Address	Default Value	Access
FEEHIDE	0xFFFFF820	0xFFFFFFF	R/W

FEEHIDE MMR provides immediate protection. It does not require any software key. Note that the protection settings in FEEHIDE are cleared by a reset (see Table 42).

### Table 42. FEEPRO and FEEHIDE MMR Bit Designations

Bit	Description
31	Read protection. Cleared by user to protect all code. Set by user to allow reading the code.
30:0	Write protection for Page 123 to Page 120, Page 119 to Page 116, and Page 0 to Page 3. Cleared by user to protect the pages from writing. Set by user to allow writing the pages.

### Command Sequence for Executing a Mass Erase

FEEDAT=0x3CFF;	
$FEEADR = 0 \times FFC3;$	
FEEMOD= FEEMOD   0x8;	//Erase key enable
FEECON=0x06;	//Mass erase command

# EXECUTION TIME FROM SRAM AND FLASH/EE

# **Execution from SRAM**

Fetching instructions from SRAM takes one clock cycle; the access time of the SRAM is 2 ns, and a clock cycle is 22 ns minimum. However, if the instruction involves reading or writing data to memory, one extra cycle must be added if the data is in SRAM (or three cycles if the data is in Flash/EE): one cycle to execute the instruction, and two cycles to get the 32-bit data from Flash/EE. A control flow instruction (a branch instruction, for example) takes one cycle to fetch but also takes two cycles to fill the pipeline with the new instructions.

# **Execution from Flash/EE**

Because the Flash/EE width is 16 bits and access time for 16-bit words is 22 ns, execution from Flash/EE cannot be done in one cycle (as can be done from SRAM when the CD Bit = 0). Also, some dead times are needed before accessing data for any value of the CD bit.

In ARM mode, where instructions are 32 bits, two cycles are needed to fetch any instruction when CD = 0. In thumb mode, where instructions are 16 bits, one cycle is needed to fetch any instruction.

Timing is identical in both modes when executing instructions that involve using the Flash/EE for data memory. If the instruction to be executed is a control flow instruction, an extra cycle is needed to decode the new address of the program counter, and then four cycles are needed to fill the pipeline. A data-processing instruction involving only the core register does not require any extra clock cycles. However, if it involves data in Flash/EE, an extra clock cycle is needed to decode the address of the data, and two cycles are needed to get the 32-bit data from Flash/EE. An extra cycle must also be added before fetching another instruction. Data transfer instructions are more complex and are summarized in Table 43.

Instructions	Fetch Cycles	Dead Time	Data Access	Dead Time
LD <sup>1</sup>	2/1	1	2	1
LDH	2/1	1	1	1
LDM/PUSH	2/1	N <sup>2</sup>	$2 \times N^2$	$N^1$
STR <sup>1</sup>	2/1	1	2 × 20 ns	1
STRH	2/1	1	20 ns	1
STRM/POP	2/1	$N^1$	$2 \times N \times 20 \text{ ns}^1$	$N^1$

### Table 43. Execution Cycles in ARM/Thumb Mode

<sup>1</sup>The SWAP instruction combines an LD and STR instruction with only one fetch, giving a total of eight cycles + 40 ns.

 $^2N$  is the amount of data to load or store in the multiple load/store instruction (1 < N  $\leq$  16).

# **RESET AND REMAP**

The ARM exception vectors are all situated at the bottom of the memory array, from Address 0x00000000 to Address 0x00000020, as shown in Figure 62.



By default, and after any reset, the Flash/EE is mirrored at the bottom of the memory array. The remap function allows the programmer to mirror the SRAM at the bottom of the memory array, which facilitates execution of exception routines from SRAM instead of from Flash/EE. This means exceptions are executed twice as fast, being executed in 32-bit ARM mode with 32-bit wide SRAM instead of 16-bit wide Flash/EE memory.

## **Remap Operation**

When a reset occurs on the ADuC7019/20/21/22/24/25/26/27/ 28/29, execution automatically starts in the factory-programmed, internal configuration code. This kernel is hidden and cannot be accessed by user code. If the part is in normal mode (the BM pin is high), it executes the power-on configuration routine of the kernel and then jumps to the reset vector address, 0x00000000, to execute the user's reset exception routine.

Because the Flash/EE is mirrored at the bottom of the memory array at reset, the reset interrupt routine must always be written in Flash/EE.

The remap is done from Flash/EE by setting Bit 0 of the REMAP register. Caution must be taken to execute this command from Flash/EE, above Address 0x00080020, and not from the bottom of the array because this is replaced by the SRAM.

This operation is reversible. The Flash/EE can be remapped at Address 0x00000000 by clearing Bit 0 of the REMAP MMR. Caution must again be taken to execute the remap function from outside the mirrored area. Any type of reset remaps the Flash/EE memory at the bottom of the array. Input offset voltage ( $V_{OS}$ ) is the difference between the center of the hysteresis range and the ground level. This can either be positive or negative. The hysteresis voltage ( $V_H$ ) is one-half the width of the hysteresis range.

## **Comparator Interface**

The comparator interface consists of a 16-bit MMR, CMPCON, which is described in Table 56.

#### Table 55. CMPCON Register

Name	Address	Default Value	Access
CMPCON	0xFFFF0444	0x0000	R/W

Table 56. CMPCON MMR Bit Descriptions			
Bit	Name	Value	Description
15:11			Reserved.
10	CMPEN		Comparator enable bit. Set by user to enable the comparator. Cleared by user to disable the comparator.
9:8	CMPIN		Comparator negative input select bits.
		00	AV <sub>DD</sub> /2.
		01	ADC3 input.
		10	DAC0 output.
		11	Reserved.
7:6	CMPOC		Comparator output configuration bits.
		00	Reserved.
		01	Reserved.
		10	Output on CMP <sub>OUT</sub> .
		11	IRQ.
5	CMPOL		Comparator output logic state bit. When low, the comparator output is high if the positive input (CMP0) is above the negative input (CMP1). When high, the comparator output is high if the positive input is below the negative input.
4:3	CMPRES		Response time.
		00	5 μs response time is typical for large signals (2.5 V differential). 17 μs response time is typical for small signals (0.65 mV differential).
		11	3 μs typical.
		01/10	Reserved.
2	CMPHYST		Comparator hysteresis bit. Set by user to have a hysteresis of about 7.5 mV. Cleared by user to have no hysteresis.
1	CMPORI		Comparator output rising edge interrupt. Set automatically when a rising edge occurs on the moni- tored voltage (CMP0). Cleared by user by writing a 1 to this bit.
0	CMPOFI		Comparator output falling edge interrupt. Set automatically when a falling edge occurs on the monitored voltage (CMP0) Cleared by user

# OSCILLATOR AND PLL—POWER CONTROL

### **Clocking System**

## Each ADuC7019/20/21/22/24/25/26/27/28/29 integrates a

32.768 kHz  $\pm$ 3% oscillator, a clock divider, and a PLL. The PLL locks onto a multiple (1275) of the internal oscillator or an external 32.768 kHz crystal to provide a stable 41.78 MHz clock (UCLK) for the system. To allow power saving, the core can operate at this frequency, or at binary submultiples of it. The actual core operating frequency, UCLK/2<sup>CD</sup>, is refered to as HCLK. The default core clock is the PLL clock divided by 8 (CD = 3) or 5.22 MHz. The core clock frequency can also come from an external clock on the ECLK pin as described in Figure 67. The core clock can be outputted on ECLK when using an internal oscillator or external crystal.

Note that when the ECLK pin is used to output the core clock, the output signal is not buffered and is not suitable for use as a clock source to an external device without an external buffer.



The selection of the clock source is in the PLLCON register. By default, the part uses the internal oscillator feeding the PLL.

## **External Crystal Selection**

To switch to an external crystal, the user must do the following:

- 1. Enable the Timer2 interrupt and configure it for a timeout period of >120  $\mu s.$
- 2. Follow the write sequence to the PLLCON register, setting the MDCLK bits to 01 and clearing the OSEL bit.
- 3. Force the part into NAP mode by following the correct write sequence to the POWCON register.

When the part is interrupted from NAP mode by the Timer2 interrupt source, the clock source has switched to the external clock.

## MMRs and Keys

The operating mode, clocking mode, and programmable clock divider are controlled via two MMRs: PLLCON (see Table 61) and POWCON (see Table 64). PLLCON controls the operating mode of the clock system, whereas POWCON controls the core clock frequency and the power-down mode.

To prevent accidental programming, a certain sequence (see Table 65) must be followed to write to the PLLCON and POWCON registers.

### Table 59. PLLKEYx Registers

Name	Address	Default Value	Access
PLLKEY1	0xFFFF0410	0x0000	W
PLLKEY2	0xFFFF0418	0x0000	W

#### Table 60. PLLCON Register

Name	Address	Default Value	Access
PLLCON	0xFFFF0414	0x21	R/W

# Table 61. PLLCON MMR Bit Designations

Bit	Name	Value	Description
7:6			Reserved.
5	OSEL		32 kHz PLL input selection. Set by user to select the internal 32 kHz oscillator. Set by default. Cleared by user to select the external 32 kHz crystal.
4:2			Reserved.
1:0	MDCLK		Clocking modes.
		00	Reserved.
		01	PLL. Default configuration.
		10	Reserved.
		11	External clock on the P0.7 pin.

#### Table 62. POWKEYx Registers

Namo	Address	Dofault Value	Access
Name	Addless	Delault Value	ALLESS
POWKEY1	0xFFFF0404	0x0000	W
POWKEY2	0xFFFF040C	0x0000	W

### Table 63. POWCON Register

Name	Address	Default Value	Access
POWCON	0xFFFF0408	0x0003	R/W

### Table 64. POWCON MMR Bit Designations

Bit	Name	Value	Description
7			Reserved.
6:4	PC		Operating modes.
		000	Active mode.
		001	Pause mode.
		010	Nap.
		011	Sleep mode. IRQ0 to IRQ3 and Timer2 can wake up the part.
		100	Stop mode. IRQ0 to IRQ3 can wake up
			the part.
		Others	Reserved.
3			Reserved.
2:0	CD		CPU clock divider bits.
		000	41.78 MHz.
		001	20.89 MHz.
		010	10.44 MHz.
		011	5.22 MHz.
		100	2.61 MHz.
		101	1.31 MHz.
		110	653 kHz.
		111	326 kHz.

### Table 65. PLLCON and POWCON Write Sequence

PLLCON	POWCON
PLLKEY1 = 0xAA	POWKEY1 = 0x01
PLLCON = 0x01	POWCON = user value
PLLKEY2 = 0x55	POWKEY2 = 0xF4

### Table 108. COMSTA1 Register

Name	Address	Default Value	Access
COMSTA1	0xFFFF0718	0x00	R

COMSTA1 is a modem status register.

#### Table 109. COMSTA1 MMR Bit Descriptions

Bit	Name	Description
7	DCD	Data carrier detect.
6	RI	Ring indicator.
5	DSR	Data set ready.
4	CTS	Clear to send.
3	DDCD	Delta DCD. Set automatically if DCD changed state since last COMSTA1 read. Cleared automati-cally by reading COMSTA1.
2	TERI	Trailing edge RI. Set if RI changed from 0 to 1 since COMSTA1 was last read. Cleared automatically by reading COMSTA1.
1	DDSR	Delta DSR. Set automatically if DSR changed state since COMSTA1 was last read. Cleared automatically by reading COMSTA1.
0	DCTS	Delta CTS. Set automatically if CTS changed state since COMSTA1 was last read. Cleared automatically by reading COMSTA1.

### Table 110. COMSCR Register

Name	Address	Default Value	Access
COMSCR	0xFFFF071C	0x00	R/W

COMSCR is an 8-bit scratch register used for temporary storage. It is also used in network addressable UART mode.

### Table 111. COMDIV2 Register

Name	Address	Default Value	Access
COMDIV2	0xFFFF072C	0x0000	R/W

COMDIV2 is a 16-bit fractional baud divide register.

### Table 112. COMDIV2 MMR Bit Descriptions

Bit	Name	Description
15	FBEN	Fractional baud rate generator enable bit. Set by user to enable the fractional baud rate generator. Cleared by user to generate baud rate using the standard 450 UART baud rate generator.
14:13		Reserved.
12:11	FBM[1:0]	M if FBM = 0, M = 4 (see the Fractional Divider section).
10:0	FBN[10:0]	N (see the Fractional Divider section).

### Network Addressable UART Mode

This mode connects the MicroConverter to a 256-node serial network, either as a hardware single master or via software in a multimaster network. Bit 7 (ENAM) of the COMIEN1 register must be set to enable UART in network addressable mode (see Table 114). Note that there is no parity check in this mode.

# ADuC7019/20/21/22/24/25/26/27/28/29

## Network Addressable UART Register Definitions

Four additional registers, COMIEN0, COMIEN1, COMIID1, and COMADR are used in network addressable UART mode only.

In network address mode, the least significant bit of the COMIEN1 register is the transmitted network address control bit. If set to 1, the device is transmitting an address. If cleared to 0, the device is transmitting data. For example, the following masterbased code transmits the slave's address followed by the data:

COMIEN1 = 0xE7; //Setting ENAM, E9BT, E9BR, ETD, NABP COMTX = 0xA0; // Slave address is 0xA0 while(!(0x020==(COMSTA0 & 0x020))){} // wait for adr tx to finish. COMIEN1 = 0xE6; // Clear NAB bit to indicate Data is coming COMTX = 0x55; // Tx data to slave: 0x55

#### Table 113. COMIEN1 Register

Name	Address	Default Value	Access
COMIEN1	0xFFFF0720	0x04	R/W

COMIEN1 is an 8-bit network enable register.

### Table 114. COMIEN1 MMR Bit Descriptions

Bit	Name	Description
7	ENAM	Network address mode enable bit. Set by user to enable network address mode. Cleared by user to disable network address mode.
6	E9BT	9-bit transmit enable bit. Set by user to enable 9-bit transmit. ENAM must be set. Cleared by user to disable 9-bit transmit.
5	E9BR	9-bit receive enable bit. Set by user to enable 9-bit receive. ENAM must be set. Cleared by user to disable 9-bit receive.
4	ENI	Network interrupt enable bit.
3	E9BD	Word length. Set for 9-bit data. E9BT has to be cleared. Cleared for 8-bit data.
2	ETD	Transmitter pin driver enable bit. Set by user to enable SOUT pin as an output in slave mode or multimaster mode. Cleared by user; SOUT is three-state.
1	NABP	Network address bit. Interrupt polarity bit.
0	NAB	Network address bit (if NABP = 1). Set by user to transmit the slave address. Cleared by user to transmit data.

#### Table 115. COMIID1 Register

Name	Address	Default Value	Access
COMIID1	0xFFFF0724	0x01	R

COMIID1 is an 8-bit network interrupt register. Bit 7 to Bit 4 are reserved (see Table 116).

Name	Address	Default Value	Access
I2C0ALT	0xFFFF0828	0x00	R/W
I2C1ALT	0xFFFF0928	0x00	R/W

I2CxALT are hardware general call ID registers used in slave mode.

# Table 139. I2C0CFG MMR Bit Descriptions

#### Bit Description Reserved. These bits should be written by the user as 0. 31:5 Enable stop interrupt. Set by the user to generate an interrupt upon receiving a stop condition and after receiving a valid start 14 condition and matching address. Cleared by the user to disable the generation of an interrupt upon receiving a stop condition. 13 Reserved. 12 Reserved. Enable stretch SCL (holds SCL low). Set by the user to stretch the SCL line. Cleared by the user to disable stretching of the SCL line. 11 10 Reserved. 9 Slave Tx FIFO request interrupt enable. Set by the user to disable the slave Tx FIFO request interrupt. Cleared by the user to generate an interrupt request just after the negative edge of the clock for the R/W bit. This allows the user to input data into the slave Tx FIFO if it is empty. At 400 ksps and the core clock running at 41.78 MHz, the user has 45 clock cycles to take appropriate action, taking interrupt latency into account. General call status bit clear. Set by the user to clear the general call status bits. Cleared automatically by hardware after the general 8 call status bits are cleared. 7 Master serial clock enable bit. Set by user to enable generation of the serial clock in master mode. Cleared by user to disable serial clock in master mode. 6 Loopback enable bit. Set by user to internally connect the transition to the reception to test user software. Cleared by user to operate in normal mode. 5 Start backoff disable bit. Set by user in multimaster mode. If losing arbitration, the master immediately tries to retransmit. Cleared by user to enable start backoff. After losing arbitration, the master waits before trying to retransmit. 4 Hardware general call enable. When this bit and Bit 3 are set and have received a general call (Address 0x00) and a data byte, the device checks the contents of I2C0ALT against the receive register. If the contents match, the device has received a hardware general call. This is used if a device needs urgent attention from a master device without knowing which master it needs to turn to. This is a "to whom it may concern" call. The ADuC7019/20/21/22/24/25/26/27/28/29 watch for these addresses. The device that requires attention embeds its own address into the message. All masters listen, and the one that can handle the device contacts its slave and acts appropriately. The LSB of the I2COALT register should always be written to 1, as indicated in The I<sup>2</sup>C-Bus Specification, January 2000, from NXP. 3 General call enable bit. This bit is set by the user to enable the slave device to acknowledge (ACK) an I<sup>2</sup>C general call, Address 0x00 (write). The device then recognizes a data bit. If it receives a 0x06 (reset and write programmable part of slave address by hardware) as the data byte, the I<sup>2</sup>C interface resets as as indicated in The I<sup>2</sup>C-Bus Specification, January 2000, from NXP. This command can be used to reset an entire I<sup>2</sup>C system. The general call interrupt status bit sets on any general call. The user must take corrective action by setting up the I<sup>2</sup>C interface after a reset. If it receives a 0x04 (write programmable part of slave address by hardware) as the data byte, the general call interrupt status bit sets on any general call. The user must take corrective action by reprogramming the device address. Reserved. 2 Master enable bit. Set by user to enable the master I<sup>2</sup>C channel. Cleared by user to disable the master I<sup>2</sup>C channel. 1 Slave enable bit. Set by user to enable the slave I<sup>2</sup>C channel. A slave transfer sequence is monitored for the device address in I2C0ID0, 0 I2C0ID1, I2C0ID2, and I2C0ID3. At 400 kSPs, the core clock should run at 41.78 MHz because the interrupt latency could be up to 45 clock cycles alone. After the I<sup>2</sup>C read bit, the user has 0.5 of an I<sup>2</sup>C clock cycle to load the Tx FIFO. AT 400 kSPS, this is 1.26 µs, the interrupt latency.

### Table 138. I2CxCFG Registers

Name	Address	Default Value	Access
I2C0CFG	0xFFFF082C	0x00	R/W
I2C1CFG	0xFFFF092C	0x00	R/W

I2CxCFG are configuration registers.

# **OUTLINE DIMENSIONS**



# **Data Sheet**

# ADuC7019/20/21/22/24/25/26/27/28/29



Dimensions shown in millimeters