



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	44MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART
Peripherals	PLA, PWM, PSM, Temp Sensor, WDT
Number of I/O	40
Program Memory Size	62KB (31K x16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 32
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/aduc7027bstz62

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

ADuC7019/20/21/22/24/25/26/27/28/29

REVISION HISTORY

12/15—Rev. F to Rev. G	
Changed CP-40-1 to CP-40-9 Univer-	ersal
Updated Outline Dimensions	97
Deleted Figure 96 (CP-40-1); Renumbered Sequentially	97
Changes to Ordering Guide	.101

5/13-Rev. E to Rev. F

Changes to Figure 1	1
Added Figure 2 to Figure 10; Renumbered Sequentially	4
Changes to Figure 19; Added Figure 20	21
Changes to EPAD Note in Figure 21 and Figure 22	22
Changes to EPAD Note in Table 11	23
Changes to EPAD Note in Figure 23	25
Changes to EPAD Note in Table 12	26
Changes to Table 14	31
Changes to Table 15	33
Changes to Table 82	68
Added Table 83, Figure 73, Figure 74, Following Text, and	
Table 84; Renumbered Sequentially	69
Changes to Bit 2 Description, Table 98	71
Changes to Table 101	72
Changes to Timer2 (Wake-Up Timer) Section	87
Changes to Figure 94	95
Updated Outline Dimensions	97
Changes to Ordering Guide	101

7/12-Rev. D to Rev. E

Changed SCLOCK to SCLK When Refering to SPI Clock,
SPIMISO to MISO when Refering to SPI MISO, SPIMOSI to
MOSI when Refering to SPI MOSI, and SPICSL to $\overline{\text{CS}}$ when
Refering to SPI Chip Select Universal
Changes to Table 4, Table 5, and Figure 511
Changes to Endnote 1 in Table 6 and Figure 612
Changes to Table 7 and Figure 713
Changes to Table 8 and Figure 814
Changes to Table 9 and Figure 915
Changed EPAD Note in Figure 12 and Table 1118
Changed EPAD Note in Figure 13 and Table 1221
Changes to Bit 6 in Table 1843
Changes to Example Source Code (External Crystal Selection)
Section and Example Source Code (External Clock Selection)
Section
Changes to Serial Peripheral Interface Section69
Changes to SPICON[10] and SPICON[9] Descriptions in
Table 12370
Changes to Timer Interval Down Equation and Added Timer
Interval Up Equation79
Added Hour:Minute:Second:1/128 Format Section80
Changes to Table 189
Removed CP-40-10 Package92
Changes to Ordering Guide96
5/11—Rev. C to Rev. D

Changes to Table 411

Changes to Table 105	67
Updated Outline Dimensions	
Changes to Ordering Guide	94
12/09—Rev. B to Rev. C	

-Rev. B to Rev. C

Added ADuC7029 Part	Universal
Added Table Numbers and Renumbered Tables	Universal
Changes to Figure Numbers	Universal
Changes to Table 1	6
Changes to Figure 3	9
Changes to Table 3 and Figure 4	10
Changes to Table 10	16
Changes to Figure 55	53
Changes to Serial Peripheral Interface Section	69
Changes to Table 137	73
Changes to Figure 71 and Figure 72	85
Changes to Figure 73 and Figure 74	86
Updated Outline Dimensions	91
Changes to Ordering Guide	94

3/07—Rev. A to Rev. B

Added ADuC7028 Part	. Universal
Updated Format	. Universal
Changes to Figure 2	5
Changes to Table 1	6
Changes to ADuC7026/ADuC7027 Section	23
Changes to Figure 21	
Changes to Figure 32 Caption	
Changes to Table 14	35
Changes to ADC Circuit Overview Section	
Changes to Programming Section	44
Changes to Flash/EE Control Interface Section	45
Changes to Table 24	47
Changes to RSTCLR Register Section	
Changes to Figure 52	49
Changes to Figure 53	50
Changes to Comparator Section	50
Changes to Oscillator and PLL-Power Control Section	on51
Changes to Digital Peripherals Section	54
Changes to Interrupt System Section	75
Changes to Timers Section	76
Changes to External Memory Interfacing Section	80
Added IOV _{DD} Supply Sensitivity Section	
Changes to Ordering Guide	90

1/06—Rev. 0 to Rev. A

Changes to Table 1	6
Added the Flash/EE Memory Reliability Section	43
Changes to Table 30	52
Changes to Serial Peripheral Interface	66
Changes to Ordering Guide	90

10/05—Revision 0: Initial Version

ADuC7019/20/21/22/24/25/26/27/28/29



Figure 7.



Figure 8.

SPECIFICATIONS

 $AV_{DD} = IOV_{DD} = 2.7 V$ to 3.6 V, $V_{REF} = 2.5 V$ internal reference, $f_{CORE} = 41.78 MHz$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted.

ParameterMinTypMaxUnitTest Conditions/CommentsADC CHANNEL SPECIFICATIONS5 μ sFight acquisition clocks and fADC/2ADC Power-Up Time5 μ sFight acquisition clocks and fADC/2DC Accuracy'*12Bits1.0Resolution11 10 SDifferential Nonlinearity** 20.6 ± 1.5 LSB2.5 V internal referenceDifferential Nonlinearity** ± 0.6 ± 1.5 LSB1.0 V external referenceDC Code Distribution1 ± 2.5 LSB1.0 V external referenceDC Code Distribution ± 1 ± 2.5 LSB1.0 V external referenceD'ffset Eror ± 1 ± 2.5 LSB1.0 V external referenceOffset Eror Match ± 1 ± 2.5 LSBIncludes distortion and noise componentsOffset Eror Match ± 1 LSBfn = 10 MHz sine wave, funnt = 1 MSPSNUMMIC PERPRIMACE -75 dBfn = 10 MHz sine wave, funnt = 1 MSPSOrland Locks Ratio (SNR) -75 dBfn = 10 MHz sine wave, funnt = 1 MSPSInput Voltage Ranges -75 dBfpInput Voltage Ranges -75 $4B$ fpInput Voltage Ranges -75 $4B$ Input Voltage Ranges -75 $4B$ Input Voltage Ranges -75 -75 Outry Unpedance 70 -72 V -75 -75 Input Voltage Ranges -75 -75 Input Voltage Ranges -75 <th>Table 1.</th> <th></th> <th></th> <th></th> <th>-</th> <th></th>	Table 1.				-	
ADC Characy 1° Eight acquisition clocks and IADC/2 DC Accuracy' ² Bits Resolution 12 Bits Integral Nonlinearity ±0.6 ±1.5 LS8 2.5 Vinternal reference Differential Nonlinearity ±0.5 ±1.4 LS8 2.5 Vinternal reference Differential Nonlinearity ±0.5 ±1.4 LS8 2.5 Vinternal reference DC Code Distribution 1 LS8 2.5 Vinternal reference Offset Error Match ±1 LS8 ADC input is a dc voltage Gain Error Match ±1 LS8 Internal reference Gain Error Match ±1 LS8 Internal reference Signal-to-Noise Ratio (SNR) 69 LS8 Internal reference Signal-to-Noise Ratio (SNR) 69 LS8 Internal reference Total Harmonic Distorion (TND) -78 KB Internal reference Single-to-Match -11 ±6 MA Internal reference Differential Node -75 KB Intududes distortion and noise components	Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
ADC Power-Up Time5 μs Besolution12BitsResolution12BitsIntegral Nonlinearity ± 0.6 ± 1.5 LSB2.5 V internal referenceDifferential Nonlinearity ^{1,4} ± 0.5 ± 19 LSB1.0 V external referenceDC Code Distribution1LSB1.0 V external referenceDC Code Distribution1LSBADC input is a dc voltageENDPONT ERRORS ¹ LLSBADC input is a dc voltageCode Distribution ± 1 ± 2 LSBCode Distribution ± 1 ± 2 LSBOffset Error Match ± 1 ± 2 LSBGain Error Match ± 1 LSBIncludes distortion and noise componentsONAMIC ERRORMANCE -75 dBSignal-to-Noise Ratio (SNR)69dBPeak Hamonic Distortion (THD) -78 dBPeak Hamonic Costalk -80 dBMANLOG INPUT -75 dBInput Voltage Ranges $prprDifferential Mode\sqrt{\alpha_1^2} \pm w_2^2VSingle-Ended Mode0 to V_{tar}prOutryut Voltage Ranges2.5NVNC-HIP VOLTAGE REFERENCE2.5NVOutryut Voltage Range0.625Nv_{eo}DIC Councel REFERENCE2.5NVDAC Chancel Coefficient44058DAC Chancel Coefficient2.458Differential Nonlinearity158Differencial Non$	ADC CHANNEL SPECIFICATIONS					Eight acquisition clocks and fADC/2
DC Accuracy' ^{1,2} Resolution12IIResolution ± 0.6 ± 1.5 LSB2.5 V internal referenceDifferential Nonlinearity ^{1,4} ± 0.5 ± 1.7 LSB1.0 V external referenceDC Code Distribution ± 0.7 LSB1.0 V external referenceDC Code Distribution ± 1.1 ± 2.5 LSBNOC input is a d voltageENDPOINT ERRORS'ILSBNOC input is a d voltageCoffset Error ± 1.1 ± 2.5 LSBOffset Error Match ± 1.1 LSBGain Error Match ± 1.1 LSBDYNAMIC PERFORMANCE ± 1.1 LSBSignal-to-Nose Ratio (SNR)6.9HBTotal Harmonic Distortion (HD) -78 HBPeak Harmonic of Syntous Noise (PHSN) -75 HBMALOG INPUTInput Voltage RangesInput Varge' $\pm V_{an'}^2 \pm V_{an'}^2$ VDifferential Mode $V_{Ca'}^2 \pm V_{an'}^2$ VDifferential Mode $V_{Ca'}^2 \pm V_{an'}^2$ VDifferential Mode $V_{Ca'}^2 \pm V_{an'}^2$ VDifferential Mode $U_{Ca'}^2$ VDifference Inperature Coefficient ± 4.0 μA Difference Inperature Coefficient ± 4.0 μA During ADC acquisitionInternal Var Power-On Time ± 1.1 Difference Inperature Coefficient ± 4.0 μA Durung ADC acquisitionInternal Var Power-On Time ± 1.1 Difference Information ± 2.5 ΨB Difference Informat	ADC Power-Up Time		5		μs	
Resolution12Bits ± 0.6 ± 1.5 LSB LSB2.5 V internal referenceIntegral Nonlinearity ^{1,4} ± 0.6 ± 1.0 LSB1.0 V external referenceDIfferential Nonlinearity ^{1,4} $\pm 0.7 - 0.5$ LSB2.5 V internal referenceDC Code Distribution1LSB2.5 V internal referenceDC Code Distribution1 ± 2.7 LSBENDPOINT ERRORS'-LSBADC input is a dc voltageCriste Error Match ± 1 ± 2.2 LSBGain Error Match ± 1 LSBfm = 10 kHz sine wave, fsumt = 1 MSPSSignal-to-Noise Ratio (SNR)69KBfm = 10 kHz sine wave, fsumt = 1 MSPSTotal Harmonic Distortion (THD) -75 KBMeasured on adjacent channelsPack Harmonic Cristralik -80 KBMeasured on adjacent channelsANALOG INPUT-75KBKBLincludes distortion and noise componentsInput Voltage Ranges -75 KBVDifferential Mode -75 KBVSingle-Ended Mode 2.5 VVLeakage Current ± 1 ± 6 μA Input Capacitance 20 γ γ Outy UVIdage 2.5 NV χ = 25°CReference Temperature Coefficient ± 40 γ Power So Time1 γ χ During ADC acquisition12 B Input Voltage Range 0.625 NV_{00} During ADC acquisition12 B <t< td=""><td>DC Accuracy^{1, 2}</td><td></td><td></td><td></td><td></td><td></td></t<>	DC Accuracy ^{1, 2}					
$ \begin{array}{ c c c c } \mbox{Internal reference} & \pm 1.0 & \pm 1.5 & \pm 1.5 & \pm 2.5 V internal reference \\ \pm 1.0 & \pm 1.0 & \pm 5 & \pm 1.0 & \pm 5 &$	Resolution	12			Bits	
Life ential Nonlinearity $^{1.4}$ ± 1.0 ± 0.5 LS8 $\pm 1.7 - 0.9$ LS8 LS9 L	Integral Nonlinearity		±0.6	±1.5	LSB	2.5 V internal reference
Differential Nonlinearity3-4 ± 0.5 $\pm 1/-0.9$ LSB2.5 V internal reference 1.0 V external reference 1.0 V external reference 1.0 V external referenceDC Code Distribution1LSBADC input is a dx voltageENDPOINT ERNOR5'Offset Error Gain Error ± 1 ± 2 LSBDYNAMIC PERFORMANCE ± 1 LSB-Signal-to-Noise Ratio (SNR)69-dBTotal Harmonic Distortion (THD)-78dBPeak Harmonic or Spurious Noise (PHSN)-75dBMALOG INPUT Input Voltage RangesDifferential Mode $V_{Cin}^4 \pm V_{Kir/2}$ VSingle-Ended Mode0 to V_{inr} VOutput Voltage Reference Ermerature Coefficient ± 40 ppm/*COutput Voltage Ranges2.5VT_a = 25°COutput Voltage Ranges $T_a = 25°C$ Output Voltage Ranges0.625AV _{con} VDAC CHANNEL SPECIFICATIONS $T_a = 25°C$ Output Ingelarea0.625AV _{con} VDAC CHANNEL SPECIFICATIONSR_a = 5 kΩ, CL = 100 pFDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDAC CHANNEL SPECIFICATIONSDIfferential			±1.0		LSB	1.0 V external reference
DC Code Distribution $+0.7/-0.6$ LSB1.0 V external reference ADC input is a dc voltageENDPOINT LERRORS'LSBADC input is a dc voltageOffset Error Match ± 1 ± 2 LSBGain Error ± 1 ± 2 ± 5 LSBGain Error Match ± 1 LSB $f_N = 10 \text{ kHz sine wave, fourner = 1 MSPSDYNAMIC PERFORMANCEf_N = 10 \text{ kHz sine wave, fourner = 1 MSPSDYNAMIC PERFORMANCEf_N = 10 \text{ kHz sine wave, fourner = 1 MSPSDYNAMIC PERFORMANCE-75dBPeak Harmonic Distortion (THD)-78dBPeak Harmonic or Spurious Noise(PHSN)-75dBChannel to Channel Crosstalk-80dBMALOG INPUT\mu\muInput Voltage RangesV_{Cx}^{A} \pm V_{W7}/2VDifferential Mode0 \text{ to Vierr}VON-CHIP VOLTAGE REFERENCEVT_a = 25^{\circ}COutput Voltage2.5VT_a = 25^{\circ}COutput Voltage RangesT_a = 25^{\circ}COutput Voltage Range0.625AV_{00}DUT Coltage REFERENCET_a = 25^{\circ}COutput Voltage Range0.625AV_{00}DAC CHANNEL SPECIFICATIONST_a = 15DC Accuracy\pm 1LSBGain Error Mismath0.1H^2Differential Nonlinearity11SBDAC CHANNEL SPECIFICATIONSR_a = 1DC Accuracy\pm 1LSBDifferential Nonlinearity12Bits$	Differential Nonlinearity ^{3, 4}		±0.5	+1/-0.9	LSB	2.5 V internal reference
DC Code Distribution1LSBADC input is a dc voltageENDPOINT ERRORS'Offset Error Match ± 1 -LSBGain Error Match ± 1 -LSBGain Error Match ± 1 -LSBDYNAMIC PERFORMANCEfn = 10 kHz sine wave, fswerd = 1 MSPSSignal-to-Noise Ratio (SNR)69-dBTotal Harmonic Distortion (THD)-78dB-Peak Harmonic Or Spurious Noise-77dBMeasured on adjacent channelsANALOG INPUTdBMeasured on adjacent channelsInput Voltage Ranges-VV-Differential ModeVoit* ± Ver/2VVLeakage Current ± 1 ± 6 V/4Input Voltage Ranges0.47 µE from Vare to AGNDOntCHIP VOLTAGE REFERENCE-0.47 µE from Vare to AGNDOutput Voltage2.5rVTa = 25°CReference Temperature Coefficient ± 40 Power Supply Rejection Ratio75-MBDIC Accuracy'Differential NonlinearityInternal Vere Power On Time1-ms-DIC Accuracy'Differential NonlinearityDifferential NonlinearityDifferential Nonlinearity-<			+0.7/-0.6		LSB	1.0 V external reference
ENDPOINT ERRORS* ± 1 ± 2 ± 3 ± 3 ± 2 ± 3 ± 3 Offset Error Match ± 1 ± 2 ± 5 ± 5 ± 5 ± 5 ± 5 Gain Error Match ± 1 ± 2 ± 5 ± 5 ± 5 ± 5 ± 1 ± 5 ± 5 ± 1 ± 6 ± 6 ± 1 ± 1 ± 6 ± 1 ± 6 ± 1 ± 6 ± 1 <td>DC Code Distribution</td> <td></td> <td>1</td> <td></td> <td>LSB</td> <td>ADC input is a dc voltage</td>	DC Code Distribution		1		LSB	ADC input is a dc voltage
Offset Error ± 1 ± 2 LSBOffset Error Match ± 1 LSBGain Error ± 2 ± 5 Gain Error Match ± 1 LSBDTMAMIC PERFORMANCE ± 1 LSBSignal-to-Noise Ratio (SNR)69dBTotal Harmonic Distortion (THD) -78 dBPeak Harmonic or Spurious Noise -75 dB(PHSN) -78 dBChannel-to-Channel Crosstalk -80 dBANALOG INPUT -78 dB Input Voltage Ranges 0 to $V_{ex}^{0} \pm V_{exr/2}$ VSingle-Ended Mode $V_{ex}^{0} \pm V_{exr/2}$ VLeakage Current ± 1 0 to V_{trer} μA Input Voltage Ranges 0 to V_{trer} μA Input Voltage Ranges 0 to V_{trer} μA Input Voltage Ranges 0 to V_{trer} μA Input Capacitance 20 pF During ADC acquisitionON-CHIP VOLTAGE REFERENCE V $T_x = 25^{\circ}C$ Reference Temperature Coefficient ± 40 pg Power Supply Rejection Ratio 75 dB Output Voltage Range 0.625 AV_{co} DAC CHANNEL SPECIFICATIONS $T_x = 15$ DC Acturacy' $E1$ $E3$ Relative Accuracy ± 1 $E3$ Relative Accuracy ± 1 $S6$ Gain Error Mismatch 0.1 $\%$ Michage Range_0 0 to DAC_{axi} V Output Voltage Range_1 0 to DAC_{xir} V	ENDPOINT ERRORS ⁵					
Offset Error Match ± 1 LLSBGain Error Match ± 2 ± 5 LSBDYNAMIC PERFORMANCE ± 2 ± 5 LSBSignal-to-Noise Ratio (SNR)69dBIncludes distortion and noise componentsTotal Harmonic Distortion (THD) -78 dBPeak Harmonic or Spurious Noise -75 dB(PHSN)Channel-to-Channel Crosstalk -80 dBChannel-to-Channel Crosstalk -80 dBANALOG INPUT -75 dBInput Voltage Ranges $V_{CR}^0 \pm V_{KR}^0 \pm V_{KR}^0/2$ VLeakage Current ± 1 ± 6 Input Capacitance 20 pF Output Voltage 2.5 NV Accuracy ± 5 mV Reference Temperature Coefficient ± 40 ppr/C Power Supply Rejection REFERENCE NV_{CR} NV_{CR} Output Voltage Range 0.625 AV_{DD} V Input Voltage Range 0.625 AV_{DD} V Difference Temperature Coefficient ± 40 ppr/C Reference Temperature Coefficient ± 40 ppr/C Reference Temperature Coefficient ± 2 K_{DD} DAC CHANNEL SPECIPICATIONS K_{DD} K_{DD} DC Accuracy' E K_{DD} Relative Accuracy ± 1 K_{B} Gain Error Mismatch 0.1 $\%$ Model Guide Range_0 0 to DAC_{RP} Output Voltage Range_1 0 to 2.5 V Output Voltage Range_2	Offset Error		±1	±2	LSB	
Gain Error 1.2 1.5 LSBGain Error Match ± 1 LSBDYNAMIC PERFORMANCE f_{11} LSBSignal-to-Noise Ratio (SNR) 69 dBPeak Harmonic Of Spurious Noise (PHSN) -75 dBReak Harmonic Of Spurious Noise (PHSN) -75 dBChannel-to-Channel Crosstalk -80 dBMANLOG INPUTInput Voltage Ranges $V_{CN}^6 \pm V_{Rer/Z}$ V Input Voltage Ranges $V_{CN}^6 \pm V_{Rer/Z}$ V Differential Mode $V_{CN}^6 \pm V_{Rer/Z}$ V Leakage Current ± 1 ± 6 μA Input Capacitance 20 pF During ADC acquisitionON-CHIP VOLTAGE REFRENCE $0.47 \mu F$ from Veer to AGND $0.47 \mu F$ from Veer to AGNDOutput Voltage 2.5 V $T_a = 25^{\circ}C$ Output Voltage 2.5 V_{V} $T_a = 25^{\circ}C$ Output Voltage Range 0.625 AV_{oo} V Power Supply Rejection Ratio 75 dB $T_a = 25^{\circ}C$ Output Voltage Range 0.625 AV_{oo} V DAC CHANNEL SPECIFICATIONS DC P_{T} $R_L = 5 k\Omega, C_L = 100 pF$ DC Accuracy' ± 1 LSBGuaranteed monotonicRelative Accuracy ± 1 LSB Guaranteed monotonicDIfferential Nonlinearity ± 1 LSBGuaranteed monotonicDC Accuracy' R_{T} H_{T} S_{T} Resolution 12 ESB S_{T} Differential Nonl	Offset Error Match		±1		LSB	
Call Error Match1LLSBDYNAMIC PERFORMANCE1LSBSignal-to-Noise Ratio (SNR)69dBTotal Harmonic Obstortion (THD)-78dBPeak Harmonic of Spurious Noise (PHSN)-75dBChannel-to-Channel Crosstalk-80dBMALCG INPUT-78dBInput Voltage Ranges $V_{Ce}^{6} \pm V_{Ee/Z}$ VDifferential Mode $V_{Ce}^{6} \pm V_{Ee/Z}$ VSingle-Ended Mode0 to V_{arr} VLeakage Current ± 1 ± 6 μA Input Voltage REFERENCE $V_{Ce}^{6} \pm V_{Ee/Z}$ V_{A} Output Voltage REFERENCE $V_{Ce}^{6} \pm V_{Ee/Z}$ V_{A} Output Voltage2.5 V_{A} V_{A} Reference Temperature Coefficient ± 40 $ppm^{n}CC$ $T_{A} = 25^{\circ}C$ Internal Viez Power-On Time1ms $T_{A} = 5^{\circ}C$ Internal Viez Power-On Time12Bits $R_{a} = 5 kQ, C_{a} = 100 pF$ DCAccuracy' ± 1 LSBGuaranteed monotonicDifferential Nonlinearity ± 1 LSBGuaranteed monotonicDifferential Nonlinearity ± 1 LSBGuaranteed monotonicOutput Hodage Range_00.625 AV_{DO} V DAC CHANNEL SPECIFICATIONS E_{A} E_{A} E_{A} Differential Nonlinearity ± 1 LSBGuaranteed monotonicOffset Error ± 1 E_{A} $2.5 V$ internal referenceGain Error A E_{A} E_{A} <td>Gain Error</td> <td></td> <td>+2</td> <td>+5</td> <td>LSB</td> <td></td>	Gain Error		+2	+5	LSB	
DYNAMIC PERFORMANCE $=1$ <th< td=""><td>Gain Error Match</td><td></td><td>+1</td><td></td><td>I SB</td><td></td></th<>	Gain Error Match		+1		I SB	
Signal-to-Noise Ratio (SNR)69dBIncludes distortion and noise componentsSignal-to-Noise Ratio (SNR)-78dBPeak Harmonic Distortion (THD)-78dBPeak Harmonic Distortion (THD)-78dBPeak Harmonic Or Spurious Noise (PHSN)-75dBMalboard-75dBANALOG INPUT Input Voltage Ranges-80dBMeasured on adjacent channels-80dBANALOG INPUT Input Voltage Ranges±1±6Differential Mode0 to V _{REF} VLeakage Current±1±6Leakage Current±1±6Accuracy±5WOutput Voltage2.5VAccuracy±40ppm/°CAccuracy±440ppm/°CPower Supply Rejection Ratio750Output Impedance70 Ω Input Voltage Range0.625AV ₀₀ DAC CHANNEL SPECIFICATIONS					250	$f_{\rm IN} = 10 \rm kHz$ sine wave $f_{\rm CAMPLE} = 1 \rm MSPS$
DigrationDigramDigramDigramDigramDigramTotal Harmonic Distortion (THD) -73 dBPeak Harmonic Or Spurious Noise (PHSN) -75 dBChannel-to-Channel Crosstalk -80 dBANLOG INPUT Input Voltage RangesdBDifferential Mode $V_{Cu}^4 \pm V_{igs}/2$ VSingle-Ended Mode 0 to V_{ker} VLeakage Current ± 1 ± 6 μA Input Capacitance20 pF During ADC acquisitionOutput Voltage2.5 V $Accuracy$ Reference Temperature Coefficient ± 40 $pm/°C$ Power Supply Rejection Ratio75dBOutput Voltage Range0.625 AV_{00} Internal Varge Power-On Time1msInput Voltage Range0.625 AV_{00} DC Accuracy' ± 1 ± 1 Relative Accuracy ± 2 LSBDifferential Monlinearity ± 1 $Bits$ Relative Accuracy ± 1 $\%$ Relative Accuracy ± 1 $\%$ Differential Nonlinearity ± 1 $\%$ Duty Uvoltage Range_0 0 to DACstr V Output Voltage Range_1 0 to 2.5 V Output Voltage Rang	Signal-to-Noise Batio (SNB)		69		dB	Includes distortion and noise components
Numeric of Spurious Noise (PHSN)-75dbPeak Harmonic of Spurious Noise (PHSN)-75dBChannel-to-Channel Crosstalk-80dBANLOG INPUT Input Voltage Ranges-80dBDifferential Mode $Vcx^6 \pm Vart/2$ Single-Ended ModeVSingle-Ended Mode0 to V_{RF} VLeakage Current ± 11 ± 6 Input Capacitance20pFDuring ADC acquisitionON-CHIP VOLTAGE REFERENCE0.47 µF from V_{RF} to AGND0.47 µF from V_{RF} to AGNDOutput Voltage2.5w $X_a = 25^\circ C$ Accuracy ± 5 mV $T_a = 25^\circ C$ Reference Temperature Coefficient ± 40 ppm/°CPower Supply Rejection Ratio75GOutput Voltage Range0.625 AV_{00} DAC CHANNEL SPECIFICATIONS $C_{accuracy^7}$ $R_L = 5 k\Omega, C_L = 100 pF$ DAC CHANNEL SPECIFICATIONS L SBDAC CHANNEL SPECIFICATIONS L SBDifferential Nonlinearity ± 11 SB Offset Error ± 15 mVGain Error ⁸ 11 $\%$ Output Voltage Range_00 to DACkerVOutput Voltage Range_00 to DACkerVOutput Voltage Range_00 to DACkerVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACkerVOutput Voltage Range_20 to DACkerVOutput Voltage Range_20 to DACkerVOutput Voltage Ra	Total Harmonic Distortion (THD)		-78		dB	includes distortion and holse components
PreservationChannel-to-Channel Crosstalk-R0dBMeasured on adjacent channelsANALOG INPUTImput Voltage Ranges $V_{CA}^6 \pm V_{RF/2}$ VInput Voltage Ranges $0 \text{ to } V_{ter}$ VLeakage Current ± 1 ± 6 μA Input Voltage Ranges $0 \text{ to } V_{ter}$ VLeakage Current ± 1 ± 6 μA Input Voltage Range 2.5 V $0.47 \ \mu F \text{ from } V_{ser}$ to AGNDON-CHIP VOLTAGE REFERENCE V $1 \times 25^{\circ}\text{C}$ Output Voltage 2.5 V $T_{A} = 25^{\circ}\text{C}$ Reference Temperature Coefficient ± 40 ppm/°CPower Supply Rejection Ratio 75 dB Output Voltage Range 0.625 AV_{00} VTa = 25°CTa = 25°CInternal Varge Power-On TimemsEXTERNAL REFERENCE INPUTmsInput Voltage Range 0.625 DC Accuracy ⁷ ExternalResolution12Relative Accuracy ± 1 Relative Accuracy ± 1 Relative Accuracy ± 1 Gain Error ⁸ 0.1 Gain Error Mismatch 0.1 Output Voltage Range_0 $0 \text{ to } DAC_{SEF}$ Output Voltage Range_1 $0 \text{ to } DAC_{SEF}$ Output Voltage Range_2 $0 \text{ to } DAC_{V_{00}$ Output Voltage Range_2 $0 \text{ to } DAC_{V_{00}$ Output Voltage Range_2 $0 \text{ to } DAC_{V_{00}$ Output Voltage Range_2 $0 \text{ to } DAC_{SEF}$ Output Voltage Range_2 <td>Poak Harmonic or Spurious Noiso</td> <td></td> <td>_76 _75</td> <td></td> <td>dB</td> <td></td>	Poak Harmonic or Spurious Noiso		_76 _75		dB	
$\begin{array}{c c c c } Channel-to-Channel Crosstalk & -80 & dB & Measured on adjacent channels \\ \hline ANALOG INPUT & & & & & & & & & & & & & & & & & & &$	(PHSN)		-75		uв	
ANALOG INPUT Input Voltage Ranges Input Voltage Ranges Vcm 4 Vser/2 V Differential Mode $Vcm^4 \pm Vser/2$ V Single-Ended Mode 0 to $Vser/2$ V Leakage Current ± 1 ± 6 μA Input Capacitance 20 pF During ADC acquisition ON-CHIP VOLTAGE REFERENCE V $A^2 \mu F$ from V_{BEF} to AGND Output Voltage 2.5 V $T_a = 25^\circ$ C Accuracy ± 40 pgm/C $T_a = 25^\circ$ C Reference Temperature Coefficient ± 40 pgm/C $T_a = 25^\circ$ C Output Impedance 70 G $T_a = 25^\circ$ C Internal V_{BEF} Power-On Time 1 ms $T_a = 25^\circ$ C Input Voltage Range 0.625 AV_{DD} V $T_a = 25^\circ$ C Input Voltage Range 0.625 AV_{DD} V $T_a = 25^\circ$ C Input Voltage Range 0.625 AV_{DD} V $T_a = 25^\circ$ C Input Voltage Range 0.625 AV_{DD} V $T_a = 25^\circ$ C DAC CHANNEL SPECIFICATIONS $T_a = 16^\circ$ <	Channel-to-Channel Crosstalk		-80		dB	Measured on adjacent channels
$\begin{array}{ c c c } \mbox{Input Voltage Ranges} & V_{Cvh}^{6} \pm V_{Cvh}^{6} \pm V_{Err}/2 & V_{Cvh}^{6} \pm V$	ANALOG INPUT					
Differential Mode $V_{CM}^{4} \pm V_{REF}/2$ VSingle-Ended Mode0 to V_{REF} VLeakage Current ± 1 ± 6 μA Input Capacitance20 pF During ADC acquisitionON-CHIP VOLTAGE REFERENCE V $0.47 \ \mu F \ from V_{REF}$ to AGNDOutput Voltage2.5 V $Accuracy$ Reference Temperature Coefficient ± 40 $ppm/^{CC}$ Power Supply Rejection Ratio75 dB Output Impedance70 Ω $T_A = 25^{\circ}C$ Internal Vasie Fover-On Time1 ms EXTERNAL REFERENCE INPUT ms $T_A = 25^{\circ}C$ Input Voltage Range0.625 AV_{DO} V DAC CHANNEL SPECIFICATIONS K_{DO} V DC Accuracy' ± 2 LSBGuaranteed monotonicDifferential Nonlinearity ± 11 LSBGuaranteed monotonicOffset Error ± 1 M S° Virrenal referenceGain Error ⁸ 0.1 M S° Virrenal referenceGain Error ⁸ 0.1 M M Output Voltage Range_0 0 to DAC_{REF} V Output Voltage Range_1 0 to 2.5 V Output Voltage Range_1 0 to 2.5 V Output Voltage Range_2 0 to DAC_{MEF} V Output Voltage Range_1 0 to 2.5 V Output Voltage Range_1 0 to 2.5 V Output Voltage Range_1 0 to 2.5 V Output Voltage Range_2 0 to $DAC_{$	Input Voltage Ranges					
$ \begin{array}{ c c c } Single-Ended Mode & 0 to V_{REF} & V \\ Leakage Current & \pm 1 & \pm 6 & \mu A \\ Input Capacitance & 20 & \mu A \\ On-CHIP VOLTAGE REFERENCE & 2.5 & V \\ Accuracy & \pm 5 & mV & T_A = 25^\circ C \\ Accuracy & \pm 5 & mV & T_A = 25^\circ C \\ Power Supply Rejection Ratio & 75 & dB \\ Output Impedance & 70 & M & T_A = 25^\circ C \\ Internal V_{REF} Power-On Time & 1 & ms \\ EXTERNAL REFERENCE INPUT & T_A = 25^\circ C \\ Internal V_{REF} Power-On Time & 1 & ms \\ EXTERNAL REFERENCE INPUT & T_A = 25^\circ C \\ Input Voltage Range & 0.625 & AV_{DD} & V \\ DAC CHANNEL SPECIFICATIONS & V \\ DC Accuracy^7 & H & H \\ Relative Accuracy & \pm 2 & LSB \\ Differential Nonlinearity & \pm 1 \\ Relative Accuracy & \pm 1 & LSB \\ Differential Nonlinearity & \pm 1 \\ Offset Error & 1 & mV \\ Gain Error Mismatch & 0.1 & W & MV \\ Gain Error Mismatch & 0.1 & W & MV \\ Output Voltage Range_0 & 0 to DAC_{REF} & V \\ Output Voltage Range_1 & 0 to 2.5 & V \\ Output Voltage Range_2 & 0 to DACV_{DD} & V \\ \end{array}$	Differential Mode			$V_{CM}^6 \pm V_{REF}/2$	V	
Leakage Current ± 1 ± 6 μA Input Capacitance20pFDuring ADC acquisitionON-CHIP VOLTAGE REFERENCE2.5V0.47 μ F from V _{REF} to AGNDOutput Voltage2.5VTA = 25°CAccuracy ± 40 ppm/°CPower Supply Rejection Ratio75dBOutput Impedance70 Ω $T_A = 25°C$ Internal V _{REF} Power-On Time1msEXTERNAL REFERENCE INPUTmsImput Voltage RangeInput Voltage Range0.625AV _{oD} VDAC CHANNEL SPECIFICATIONS $E^{\pm 1}$ LSBDC Accuracy ⁷ 12BitsRelative Accuracy ± 1 LSBOffset Error ± 1 LSBGain Error Mismatch0.1%Output Voltage Range_10 to DACserVDALGG OUTPUTSVDACser range: DACGND to DACV _{DO} Output Voltage Range_20 to DACV _{DO} VOutput Voltage Range_10 to DACV _{DO} VOutput Voltage Range_10 to DACV _{DO} V	Single-Ended Mode			$0 \text{ to } V_{\text{REF}}$	V	
Input Capacitance20pFDuring ADC acquisitionON-CHIP VOLTAGE REFERENCE0.47 μF from Vner to AGNDOutput Voltage2.5V $Accuracy ± 5$ NPAccuracy±40ppm/°CReference Temperature Coefficient±40 $ppm/°C$ Power Supply Rejection Ratio75dBOutput Impedance70 Ω $T_A = 25°C$ Internal Vare Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV _{DD} VDAC CHANNEL SPECIFICATIONS $C_{ACcuracy'}$ RL = 5 kΩ, CL = 100 pFDC Accuracy'±1LSBGaranteed monotonicOffset Error±1KS2.5 V internal referenceGain Error ⁶ ±1%% of full scale on DACOANALOG OUTPUTS C_{ACL} VDAC _{REF} range: DACGND to DACV _{DD} Output Voltage Range_00 to DAC _{REF} VDAC _{REF} range: DACGND to DACV _{DD} Output Voltage Range_10 to 2.5VDAC _{REF} range: DACGND to DACV _{DD} Output Voltage Range_20 to DACV _{DD} VDAC _{REF} range: DACGND to DACV _{DD}	Leakage Current		±1	±б	μΑ	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Input Capacitance		20		pF	During ADC acquisition
Output Voltage2.5VAccuracy ± 5 mVT_A = 25°CReference Temperature Coefficient ± 40 ppm/°CPower Supply Rejection Ratio75dBOutput Impedance70 Ω T_A = 25°CInternal V _{REF} Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV _{DD} VDAC CHANNEL SPECIFICATIONSVDC Accuracy71BitsResolution12BitsRelative Accuracy ± 1 LSBDifferential Nonlinearity ± 15 mVOffset Error0.1%Gain Error ⁸ 0.1%Output Voltage Range_00 to DAC _{REF} VOutput Voltage Range_10 to DAC _{REF} VOutput Voltage Range_20 to DAC _{NEF} VOutput Voltage Range_20 to DAC _{NEF} VOutput Voltage Range_20 to DAC _{NDO} V	ON-CHIP VOLTAGE REFERENCE					0.47 μF from V _{REF} to AGND
Accuracy ± 5 mV $T_A = 25^{\circ}$ CReference Temperature Coefficient ± 40 ppm/°CPower Supply Rejection Ratio75dBOutput Impedance70 Ω $T_A = 25^{\circ}$ CInternal V _{REF} Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV _{DD} VDAC CHANNEL SPECIFICATIONS $K_{EF} = 5 k\Omega, C_L = 100 \text{ pF}$ DC Accuracy ⁷ 12BitsResolution12BitsRelative Accuracy ± 2 LSBDifferential Nonlinearity ± 1 LSBGain Error ⁸ 0.1%Gain Error Mismatch0.1%Output Voltage Range_00 to DAC _{REF} VOutput Voltage Range_10 to DAC _{NEF} VOutput Voltage Range_20 to DACV _{DD} VOutput Voltage Range_20 to DACV _{DD} V	Output Voltage		2.5		V	
Reference Temperature Coefficient ± 40 ppm/°CPower Supply Rejection Ratio75dBOutput Impedance70 Ω $T_A = 25^{\circ}$ CInternal V _{REF} Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV _{DD} VDAC CHANNEL SPECIFICATIONS $R_L = 5 k\Omega, C_L = 100 pF$ DC Accuracy ⁷ 12BitsResolution12LSBDifferential Nonlinearity ± 1 LSBOffset Error ± 1 LSBGain Error ⁸ 0.1%Output Voltage Range_00 to DAC _{REF} VOutput Voltage Range_10 to DAC _{REF} VOutput Voltage Range_20 to DAC _{ND} V	Accuracy			±5	mV	$T_A = 25^{\circ}C$
Power Supply Rejection Ratio75dBOutput Impedance70 Ω $T_A = 25^{\circ}C$ Internal VREF Power-On Time1msEXTERNAL REFERENCE INPUTms $T_A = 25^{\circ}C$ Input Voltage Range0.625 AV_{DD} VDAC CHANNEL SPECIFICATIONS V V DAC CHANNEL SPECIFICATIONS $R_L = 5 k\Omega, C_L = 100 pF$ DC Accuracy7 E^2 BitsResolution12BitsDifferential Nonlinearity ± 1 LSBOffset Error ± 1 SB Gain Error ⁸ 0.1%Gain Error Mismatch0.1%Output Voltage Range_00 to DAC_{REF}VOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Voltage Range_10 to 2.5VOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Impedance2 Ω	Reference Temperature Coefficient		±40		ppm/°C	
Output Impedance70 Ω TA = 25°CInternal VREF Power-On Time1msEXTERNAL REFERENCE INPUTmsInput Voltage Range0.625AV _{DD} VDAC CHANNEL SPECIFICATIONSVVDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDAC CHANNEL SPECIFICATIONSImput Voltage RangeNDifferential Nonlinearity12BitsDifferential Nonlinearity±1LSBDifferential Nonlinearity±1LSBGain Error ⁸ ±1%Gain Error Mismatch0.1%Output Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACREFVOutput Voltage Range_20 to DACVDDVOutput Impedance2 Ω	Power Supply Rejection Ratio		75		dB	
Internal V _{REF} Power-On Time1msEXTERNAL REFERENCE INPUT Input Voltage Range0.625 AV_{DD} VDAC CHANNEL SPECIFICATIONSVVDAC CHANNEL SPECIFICATIONSIRt = 5 k Ω , CL = 100 pFDC Accuracy7IIIResolution12BitsRelative Accuracy ± 2 LSBDifferential Nonlinearity ± 1 LSBOffset Error ± 15 mVGain Error Mismatch0.1%Output Voltage Range_00 to DAC_{REF}VOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACV_DDVOutput Impedance2 Ω	Output Impedance		70		Ω	$T_A = 25^{\circ}C$
EXTERNAL REFERENCE INPUT Input Voltage Range0.625 AV_{DD} VDAC CHANNEL SPECIFICATIONS DC Accuracy7RL = 5 kQ, CL = 100 pFDC Accuracy712BitsResolution12LSBDifferential Nonlinearity ± 2 LSBDifferential Nonlinearity ± 1 LSBGain Error 6 ± 1 %Gain Error 80.1%MALOG OUTPUTS0 to DAC_REFVOutput Voltage Range_00 to 2.5VOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACV_DDVOutput Impedance2Quitput Impedance	Internal V _{REF} Power-On Time		1		ms	
Input Voltage Range0.625 AV_{DD} VDAC CHANNEL SPECIFICATIONS $R_L = 5 k\Omega, C_L = 100 pF$ DC Accuracy7 $R_L = 5 k\Omega, C_L = 100 pF$ Resolution12BitsRelative Accuracy ± 2 LSBDifferential Nonlinearity ± 1 LSBGain Error8 ± 1 SB Gain Error8 0.1 $\%$ Output Voltage Range_0 $0 \text{ to } DAC_{REF}$ V Output Voltage Range_1 $0 \text{ to } 2.5$ V Output Voltage Range_2 $0 \text{ to } DAC_{ND}$ V Output Voltage Range_2 $0 \text{ to } DAC_{ND}$ V Output Voltage Range_2 $0 \text{ to } DAC_{ND}$ V	EXTERNAL REFERENCE INPUT					
DAC CHANNEL SPECIFICATIONS $R_L = 5 k\Omega, C_L = 100 pF$ DC Accuracy712BitsResolution12LSBRelative Accuracy ± 2 LSBDifferential Nonlinearity ± 1 LSBOffset Error ± 15 mV2.5 V internal referenceGain Error ⁸ ± 1 %Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSVDAC _{REF} range: DACGND to DACV _{DD} VOutput Voltage Range_10 to 2.5VDAC _{REF} range: DACGND to DACV _{DD} Output Voltage Range_20 to DACV _{DD} VOutput Impedance2 Ω Ω	Input Voltage Range	0.625		AV _{DD}	V	
DC Accuracy7IIIResolution12BitsRelative Accuracy±2LSBDifferential Nonlinearity±1LSBOffset Error±15mVGain Error ⁸ ±1%Gain Error Mismatch0.1%Output Voltage Range_00 to DAC_REFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACV_DDVOutput Impedance2Ω	DAC CHANNEL SPECIFICATIONS					$R_L = 5 \text{ k}\Omega$, $C_L = 100 \text{ pF}$
Resolution12BitsRelative Accuracy±2LSBDifferential Nonlinearity±1LSBOffset Error±15mVGain Error ⁸ ±1%Gain Error Mismatch0.1%Output Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDOutput Impedance2	DC Accuracy ⁷					
Relative Accuracy±2LSBLSBDifferential Nonlinearity±1LSBGuaranteed monotonicOffset Error±15mV2.5 V internal referenceGain Error ⁸ ±1%%Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSVDACREF range: DACGND to DACV_DDOutput Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACV_DDVOutput Impedance2Ω	Resolution		12		Bits	
Differential Nonlinearity±1LSBGuaranteed monotonicOffset Error±15mV2.5 V internal referenceGain Error ⁸ ±1%Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSV%Output Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Impedance2Ω	Relative Accuracy		±2		LSB	
Offset Error±15mV2.5 V internal referenceGain Error ⁸ ±1%Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSV%Output Voltage Range_00 to DACREFVOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDOutput Impedance2Ω	Differential Nonlinearity			±1	LSB	Guaranteed monotonic
Gain Error ⁸ ±1%Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTSOutput Voltage Range_00 to DACREFVDACREF range: DACGND to DACVDDOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Impedance2Ω	Offset Error			±15	mV	2.5 V internal reference
Gain Error Mismatch0.1%% of full scale on DAC0ANALOG OUTPUTS </td <td>Gain Error⁸</td> <td></td> <td></td> <td>±1</td> <td>%</td> <td></td>	Gain Error ⁸			±1	%	
ANALOG OUTPUTS V DAC _{REF} range: DACGND to DACV _{DD} Output Voltage Range_0 0 to DAC _{REF} V DAC _{REF} range: DACGND to DACV _{DD} Output Voltage Range_1 0 to 2.5 V Output Voltage Range_2 0 to DACV _{DD} V Output Impedance 2 Ω	Gain Error Mismatch		0.1		%	% of full scale on DAC0
Output Voltage Range_00 to DACREFVDACREF range: DACGND to DACVDDOutput Voltage Range_10 to 2.5VOutput Voltage Range_20 to DACVDDVOutput Impedance2Ω	ANALOG OUTPUTS					
Output Voltage Range_1 0 to 2.5 V Output Voltage Range_2 0 to DACV _{DD} V Output Impedance 2 Ω	Output Voltage Range_0		0 to DAC _{REF}		V	DAC _{REF} range: DACGND to DACV _{DD}
Output Voltage Range_2 0 to DACV _{DD} V Output Impedance 2 Ω	Output Voltage Range_1		0 to 2.5		V	-
Output Impedance 2 Ω	Output Voltage Range_2		0 to DACV _{DD}		V	
	Output Impedance		2		Ω	

ABSOLUTE MAXIMUM RATINGS

AGND = REFGND = DACGND = GND_{REF} , $T_A = 25$ °C, unless otherwise noted.

Table 10.

Parameter	Rating	
AV _{DD} to IOV _{DD}	–0.3 V to +0.3 V	
AGND to DGND	–0.3 V to +0.3 V	
IOV _{DD} to IOGND, AV _{DD} to AGND	–0.3 V to +6 V	
Digital Input Voltage to IOGND	–0.3 V to +5.3 V	
Digital Output Voltage to IOGND	-0.3 V to IOV _{DD} + 0.3 V	
V _{REF} to AGND	-0.3 V to AV _{DD} + 0.3 V	
Analog Inputs to AGND	$-0.3V$ to $AV_{\text{DD}}+0.3V$	
Analog Outputs to AGND	-0.3 V to AV _{DD} + 0.3 V	
Operating Temperature Range, Industrial	–40°C to +125°C	
Storage Temperature Range	–65°C to +150°C	
Junction Temperature	150°C	
θ _{JA} Thermal Impedance		
40-Lead LFCSP	26°C/W	
49-Ball CSP_BGA	80°C/W	
64-Lead LFCSP	24°C/W	
64-Ball CSP_BGA	75°C/W	
64-Lead LQFP	47°C/W	
80-Lead LQFP	38°C/W	
Peak Solder Reflow Temperature		
SnPb Assemblies (10 sec to 30 sec)	240°C	
RoHS Compliant Assemblies (20 sec to 40 sec)	260°C	

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

ADuC7019/ADuC7020/ADuC7021/ADuC7022



ADuC7024/ADuC7025



Figure 24. 64-Lead LQFP Pin Configuration (ADuC7024/ADuC7025)

ADUC7029

```
        7
        6
        5
        4
        3
        2
        1

        0
        0
        0
        0
        0
        0
        A

        0
        0
        0
        0
        0
        0
        A

        0
        0
        0
        0
        0
        0
        B

        0
        0
        0
        0
        0
        0
        C
        B

        0
        0
        0
        0
        0
        0
        0
        D
        B

        0
        0
        0
        0
        0
        0
        0
        D
        B

        0
        0
        0
        0
        0
        0
        0
        D
        E

        0
        0
        0
        0
        0
        0
        0
        E
        F

        0
        0
        0
        0
        0
        0
        0
        G
```

Figure 27. 49-Ball CSP_BGA Pin Configuration (ADuC7029)

088

04955-

Table 15. Pin Function Descriptions (ADuC7029)

Pin No.	Mnemonic	Description		
A1	ADC3/CMP1	Single-Ended or Differential Analog Input 3/Comparator Negative Input.		
A2	ADC1	Single-Ended or Differential Analog Input 1.		
A3	ADC0	Single-Ended or Differential Analog Input 0.		
A4	AV _{DD}	3.3 V Analog Power.		
A5	V _{REF}	2.5 V Internal Voltage Reference. Must be connected to a 0.47 μF capacitor when using the internal reference.		
A6	P1.0/T1/SPM0/PLAI[0]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.0/Timer1 Input/UART, I2C0/ Programmable Logic Array Input Element 0.		
A7	P1.1/SPM1/PLAI[1]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.1/UART, I2C0/Programmable Logic Array Input Element 1.		
B1	ADC6	Single-Ended or Differential Analog Input 6.		
B2	ADC5	Single-Ended or Differential Analog Input 5.		
B3	ADC4	Single-Ended or Differential Analog Input 4.		
B4	AGND	Analog Ground. Ground reference point for the analog circuitry.		
B5	DAC _{REF}	External Voltage Reference for the DACs. Range: DACGND to DACV _{DD} .		
B6	P1.4/SPM4/PLAI[4]/IRQ2	Serial Port Multiplexed. General-Purpose Input and Output Port 1.4/UART, SPI/Programmable Logic Array Input Element 4/External Interrupt Request 2, Active High.		
B7	P1.3/SPM3/PLAI[3]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.3/UART, I2C1/Programmable Logic Array Input Element 3.		
C1	GND _{REF}	Ground Voltage Reference for the ADC. For optimal performance, the analog power supply should be separated from IOGND and DGND.		
C2	AGND	Analog Ground. Ground reference point for the analog circuitry.		
C3	ADC2/CMP0	Single-Ended or Differential Analog Input 2/Comparator Positive Input.		
C4	IOGND	Ground for GPIO (see Table 78). Typically connected to DGND.		
C5	P1.2/SPM2/PLAI[2]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.2/UART, I2C1/Programmable Logic Array Input Element 2.		
C6	P1.6/SPM6/PLAI[6]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.6/UART, SPI/Programmable Logic Array Input Element 6.		
C7	P1.5/SPM5/PLAI[5]/IRQ3	Serial Port Multiplexed. General-Purpose Input and Output Port 1.5/UART, SPI/Programmable Logic Array Input Element 5/External Interrupt Request 3, Active High.		
D1	DAC0/ADC12	DAC0 Voltage Output/ADC Input 12.		
D2	DAC3/ADC15	DAC3 Voltage Output/ADC Input 15.		
D3	DAC1/ADC13	DAC1 Voltage Output/ADC Input 13.		
D4	P3.3/PWM1∟/PLAI[11]	General-Purpose Input and Output Port 3.3/PWM Phase 1 Low-Side Output/Programmable Logic Array Input Element 11.		
D5	P3.4/PWM2 _H /PLAI[12]	General-Purpose Input and Output Port 3.4/PWM Phase 2 High-Side Output/Programmable Logic Array Input 12.		
D6	P3.6/PWM _{TRIP} /PLAI[14]	General-Purpose Input and Output Port 3.6/PWM Safety Cutoff/Programmable Logic Array Input Element 14.		
D7	P1.7/SPM7/PLAO[0]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.7/UART, SPI/Programmable Logic Array Output Element 0.		

ADuC7019/20/21/22/24/25/26/27/28/29

TYPICAL PERFORMANCE CHARACTERISTICS







Figure 33. Typical Worst-Case (Positive (WCP) and Negative (WCN)) DNL Error vs. V_{REF} , $f_{S} = 774$ kSPS

TERMINOLOGY ADC SPECIFICATIONS

Integral Nonlinearity (INL)

The maximum deviation of any code from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale, a point ½ LSB below the first code transition, and full scale, a point ½ LSB above the last code transition.

Differential Nonlinearity (DNL)

The difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Offset Error

The deviation of the first code transition (0000 . . . 000) to (0000 . . . 001) from the ideal, that is, $+\frac{1}{2}$ LSB.

Gain Error

The deviation of the last code transition from the ideal AIN voltage (full scale -1.5 LSB) after the offset error has been adjusted out.

Signal to (Noise + Distortion) Ratio (SINAD)

The measured ratio of signal to (noise + distortion) at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency ($f_s/2$), excluding dc.

The ratio is dependent upon the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise.

The theoretical signal to (noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by

Signal to (Noise + Distortion) = (6.02 N + 1.76) dB

Thus, for a 12-bit converter, this is 74 dB.

Total Harmonic Distortion (THD)

The ratio of the rms sum of the harmonics to the fundamental.

DAC SPECIFICATIONS

Relative Accuracy

Otherwise known as endpoint linearity, relative accuracy is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error.

Voltage Output Settling Time

The amount of time it takes the output to settle to within a 1 LSB level for a full-scale input change.

Data Sheet

Address	Name	Byte	Access Type	Default Value	Page	
Reference Address Base = 0xFFFF0480						
0x048C	REFCON	1	R/W	0x00	50	
ADC Addr	ess Base = 0xF	FFF050	0			
0x0500	ADCCON	2	R/W	0x0600	46	
0x0504	ADCCP	1	R/W	0x00	47	
0x0508	ADCCN	1	R/W	0x01	47	
0x050C	ADCSTA	1	R	0x00	48	
0x0510	ADCDAT	4	R	0x00000000	48	
0x0514	ADCRST	1	R/W	0x00	48	
0x0530	ADCGN	2	R/W	0x0200	48	
0x0534	ADCOF	2	R/W	0x0200	48	
DAC Addr	ess Base = 0xF	FFF060	0			
0x0600	DAC0CON	1	R/W	0x00	56	
0x0604	DAC0DAT	4	R/W	0x00000000	56	
0x0608	DAC1CON	1	R/W	0x00	56	
0x060C	DAC1DAT	4	R/W	0x00000000	56	
0x0610	DAC2CON	1	R/W	0x00	56	
0x0614	DAC2DAT	4	R/W	0x00000000	56	
0x0618	DAC3CON	1	R/W	0x00	56	
0x061C	DAC3DAT	4	R/W	0x00000000	56	
UART Base	e Address = 0x	FFFF07	00			
0x0700	COMTX	1	R/W	0x00	71	
	COMRX	1	R	0x00	71	
	COMDIV0	1	R/W	0x00	71	
0x0704	COMIEN0	1	R/W	0x00	71	
	COMDIV1	1	R/W	0x00	72	
0x0708	COMIID0	1	R	0x01	72	
0x070C	COMCON0	1	R/W	0x00	72	
0x0710	COMCON1	1	R/W	0x00	72	
0x0714	COMSTA0	1	R	0x60	72	
0x0718	COMSTA1	1	R	0x00	73	
0x071C	COMSCR	1	R/W	0x00	73	
0x0720	COMIEN1	1	R/W	0x04	73	
0x0724	COMIID1	1	R	0x01	73	
0x0728	COMADR	1	R/W	0xAA	74	
0x072C	COMDIV2	2	R/W	0x0000	73	

ADuC7019/20/21/22/24/25/26/27/28/29

I2C0 Base Address = 0xFFFF0800 0x0800 I2C0MSTA 1 R/W 0x00 0x0804 I2C0SSTA 1 R 0x01 0x0808 I2C0SSTA 1 R 0x01 0x0808 I2C0STX 1 R 0x00 0x080C I2C0STX 1 R 0x00 0x0810 I2C0MRX 1 R 0x00 0x0814 I2C0MTX 1 W 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x0812 I2C0ADR 1 R/W 0x00 0x0812 I2C0ADR 1 R/W 0x00 0x0824 I2C0EYTE 1 R/W 0x00 0x0825 I2C0CFG 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x0836 I2C0ID1 1 R/W 0x00 0x0840	76 76 77 77
0x0800 I2C0MSTA 1 R/W 0x00 0x0804 I2C0SSTA 1 R 0x01 0x0808 I2C0SRX 1 R 0x00 0x0808 I2C0SRX 1 R 0x00 0x080C I2C0STX 1 W 0x00 0x0810 I2C0MRX 1 R 0x00 0x0814 I2C0MTX 1 W 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x081C I2C0ADR 1 R/W 0x00 0x0824 I2C0EVTE 1 R/W 0x00 0x0828 I2C0ALT 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0830 I2C0DIV 2 R/W 0x00 0x0838 I2C0ID0 1 R/W 0x00 0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W	76 76 77 77
0x0804 I2C0SSTA 1 R 0x01 0x0808 I2C0SRX 1 R 0x00 0x080C I2C0STX 1 W 0x00 0x080C I2C0STX 1 W 0x00 0x0810 I2C0MRX 1 R 0x00 0x0814 I2C0MRX 1 R 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x081C I2C0ADR 1 R/W 0x00 0x0824 I2C0BYTE 1 R/W 0x00 0x0828 I2C0ALT 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID 1 R/W 0x00 0x0836 I2C0ID 1 R/W 0x00 0x0837 I2C0ID 1 R/W 0x00 0x0836 I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W	76 77 77
0x0808 I2C0SRX 1 R 0x00 0x080C I2C0STX 1 W 0x00 0x0810 I2C0MRX 1 R 0x00 0x0810 I2C0MRX 1 R 0x00 0x0814 I2C0MTX 1 W 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x0812 I2C0ADR 1 R/W 0x00 0x0824 I2C0BYTE 1 R/W 0x00 0x0825 I2C0CFG 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x0836 I2C0ID1 1 R/W 0x00 0x0836 I2C0ID2 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00	77 77
0x080C I2C0STX 1 W 0x00 0x0810 I2C0MRX 1 R 0x00 0x0814 I2C0MTX 1 W 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x081C I2C0ADR 1 R/W 0x00 0x0824 I2C0BYTE 1 R/W 0x00 0x0825 I2C0ALT 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID1 1 R/W 0x00 0x0836 I2C0ID2 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00	77
0x0810 I2C0MRX 1 R 0x00 0x0814 I2C0MTX 1 W 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x081C I2C0ADR 1 R/W 0x00 0x0824 I2C0BYTE 1 R/W 0x00 0x0825 I2C0ALT 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x0836 I2C0ID1 1 R/W 0x00 0x0834 I2C0ID2 1 R/W 0x00 0x0834 I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	
0x0814 I2C0MTX 1 W 0x00 0x0818 I2C0CNT 1 R/W 0x00 0x081C I2C0ADR 1 R/W 0x00 0x0824 I2C0BYTE 1 R/W 0x00 0x0828 I2C0ALT 1 R/W 0x00 0x0830 I2C0CFG 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x0836 I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	77
0x0818 I2C0CNT 1 R/W 0x00 0x081C I2C0ADR 1 R/W 0x00 0x0824 I2C0BYTE 1 R/W 0x00 0x0828 I2C0ALT 1 R/W 0x00 0x0830 I2C0CFG 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	77
0x081C I2C0ADR 1 R/W 0x00 0x0824 I2C0BYTE 1 R/W 0x00 0x0828 I2C0ALT 1 R/W 0x00 0x0820 I2C0CFG 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	77
0x0824 I2C0BYTE 1 R/W 0x00 0x0828 I2C0ALT 1 R/W 0x00 0x082C I2C0CFG 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	77
0x0828 I2C0ALT 1 R/W 0x00 0x082C I2C0CFG 1 R/W 0x00 0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	77
0x082C 12C0CFG 1 R/W 0x00 0x0830 12C0DIV 2 R/W 0x1F1F 0x0838 12C0ID0 1 R/W 0x00 0x083C 12C0ID1 1 R/W 0x00 0x0840 12C0ID2 1 R/W 0x00 0x0844 12C0ID3 1 R/W 0x00	78
0x0830 I2C0DIV 2 R/W 0x1F1F 0x0838 I2C0ID0 1 R/W 0x00 0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	78
0x0838 I2C0ID0 1 R/W 0x00 0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	79
0x083C I2C0ID1 1 R/W 0x00 0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	79
0x0840 I2C0ID2 1 R/W 0x00 0x0844 I2C0ID3 1 R/W 0x00	79
0x0844 I2C0ID3 1 R/W 0x00	79
	79
0x0848 I2C0CCNT 1 R/W 0x01	79
0x084C I2C0FSTA 2 R/W 0x0000	79
I2C1 Base Address = 0xFFFF0900	
0x0900 I2C1MSTA 1 R/W 0x00	76
0x0904 I2C1SSTA 1 R 0x01	76
0x0908 I2C1SRX 1 R 0x00	77
0x090C I2C1STX 1 W 0x00	77
0x0910 I2C1MRX 1 R 0x00	77
0x0914 I2C1MTX 1 W 0x00	77
0x0918 I2C1CNT 1 R/W 0x00	77
0x091C I2C1ADR 1 R/W 0x00	77
0x0924 I2C1BYTE 1 R/W 0x00	77
0x0928 I2C1ALT 1 R/W 0x00	78
0x092C I2C1CFG 1 R/W 0x00	78
0x0930 I2C1DIV 2 R/W 0x1F1F	79
0x0938 I2C1ID0 1 R/W 0x00	79
0x093C I2C1ID1 1 R/W 0x00	79
0x0940 I2C1ID2 1 R/W 0x00	79
0x0944 I2C1ID3 1 R/W 0x00	79
0x0948 I2C1CCNT 1 R/W 0x01	79
0x094C I2C1FSTA 2 R/W 0x0000	-
SPI Base Address = 0xFFFF0A00	79

0x0A00	SPISTA	1	R	0x00	75
0x0A04	SPIRX	1	R	0x00	75
0x0A08	SPITX	1	W	0x00	75
0x0A0C	SPIDIV	1	R/W	0x1B	75
0x0A10	SPICON	2	R/W	0x0000	75

TYPICAL OPERATION

Once configured via the ADC control and channel selection registers, the ADC converts the analog input and provides a 12-bit result in the ADC data register.

The top four bits are the sign bits. The 12-bit result is placed from Bit 16 to Bit 27, as shown in Figure 51. Again, it should be noted that, in fully differential mode, the result is represented in twos complement format. In pseudo differential and singleended modes, the result is represented in straight binary format.



The same format is used in DACxDAT, simplifying the software.

Current Consumption

The ADC in standby mode, that is, powered up but not converting, typically consumes 640 μ A. The internal reference adds 140 μ A. During conversion, the extra current is 0.3 μ A multiplied by the sampling frequency (in kilohertz (kHz)). Figure 43 shows the current consumption vs. the sampling frequency of the ADC.

Timing

Figure 52 gives details of the ADC timing. Users control the ADC clock speed and the number of acquisition clocks in the ADCCON MMR. By default, the acquisition time is eight clocks and the clock divider is 2. The number of extra clocks (such as bit trial or write) is set to 19, which gives a sampling rate of 774 kSPS. For conversion on the temperature sensor, the ADC acquisition time is automatically set to 16 clocks, and the ADC clock divider is set to 32. When using multiple channels, including the temperature sensor, the timing settings revert to the user-defined settings after reading the temperature sensor channel.



ADuC7019

The ADuC7019 is identical to the ADuC7020 except for one buffered ADC channel, ADC3, and it has only three DACs. The output buffer of the fourth DAC is internally connected to the ADC3 channel as shown in Figure 53.



Note that the DAC3 output pin must be connected to a 10 nF capacitor to AGND. This channel should be used to measure dc voltages only. ADC calibration may be necessary on this channel.

MMRS INTERFACE

The ADC is controlled and configured via the eight MMRs described in this section.

Table 17. ADCCON Register

Name	Address	Default Value	Access
ADCCON	0xFFFF0500	0x0600	R/W

ADCCON is an ADC control register that allows the programmer to enable the ADC peripheral, select the mode of operation of the ADC (in single-ended mode, pseudo differential mode, or fully differential mode), and select the conversion type. This MMR is described in Table 18.

Table 28. V_{CM} Ranges

	-	0		
AV _{DD}	VREF	V _{CM} Min	V см Мах	Signal Peak-to-Peak
3.3 V	2.5 V	1.25 V	2.05 V	2.5 V
	2.048 V	1.024 V	2.276 V	2.048 V
	1.25 V	0.75 V	2.55 V	1.25 V
3.0 V	2.5 V	1.25 V	1.75 V	2.5 V
	2.048 V	1.024 V	1.976 V	2.048 V
	1.25 V	0.75 V	2.25 V	1.25 V

CALIBRATION

By default, the factory-set values written to the ADC offset (ADCOF) and gain coefficient registers (ADCGN) yield optimum performance in terms of end-point errors and linearity for standalone operation of the part (see the Specifications section). If system calibration is required, it is possible to modify the default offset and gain coefficients to improve end-point errors, but note that any modification to the factory-set ADCOF and ADCGN values can degrade ADC linearity performance.

For system offset error correction, the ADC channel input stage must be tied to AGND. A continuous software ADC conversion loop must be implemented by modifying the value in ADCOF until the ADC result (ADCDAT) reads Code 0 to Code 1. If the ADCDAT value is greater than 1, ADCOF should be decremented until ADCDAT reads 0 to 1. Offset error correction is done digitally and has a resolution of 0.25 LSB and a range of $\pm 3.125\%$ of V_{REF}.

For system gain error correction, the ADC channel input stage must be tied to V_{REF} . A continuous software ADC conversion loop must be implemented to modify the value in ADCGN until the ADC result (ADCDAT) reads Code 4094 to Code 4095. If the ADCDAT value is less than 4094, ADCGN should be incremented until ADCDAT reads 4094 to 4095. Similar to the offset calibration, the gain calibration resolution is 0.25 LSB with a range of $\pm 3\%$ of V_{REF}.

TEMPERATURE SENSOR

The ADuC7019/20/21/22/24/25/26/27/28/29 provide voltage output from on-chip band gap references proportional to absolute temperature. This voltage output can also be routed through the front-end ADC multiplexer (effectively an additional ADC channel input) facilitating an internal temperature sensor channel, measuring die temperature to an accuracy of $\pm 3^{\circ}$ C.

The following is an example routine showing how to use the internal temperature sensor:

```
int main(void)
{
float a = 0;
   short b;
   ADCCON = 0x20; // power-on the ADC
   delay(2000);
```

```
ADCCP = 0x10; // Select Temperature
Sensor as an // input to the ADC
     REFCON = 0x01; // connect internal 2.5V
reference // to Vref pin
     ADCCON = 0xE4; // continuous conversion
     while(1)
     {
             while (!ADCSTA){};
     // wait for end of conversion
             b = (ADCDAT >> 16);
     // To calculate temperature in °C, use
the formula:
             a = 0x525 - b;
     // ((Temperature = 0x525 - Sensor
Voltage) / 1.3)
             a /= 1.3;
             b = floor(a);
             printf("Temperature: %d
oC\n",b);
     }
     return 0;
}
```

BAND GAP REFERENCE

Each ADuC7019/20/21/22/24/25/26/27/28/29 provides an onchip band gap reference of 2.5 V, which can be used for the ADC and DAC. This internal reference also appears on the V_{REF} pin. When using the internal reference, a 0.47 μ F capacitor must be connected from the external V_{REF} pin to AGND to ensure stability and fast response during ADC conversions. This reference can also be connected to an external pin (V_{REF}) and used as a reference for other circuits in the system. An external buffer is required because of the low drive capability of the V_{REF} output. A programmable option also allows an external reference input on the V_{REF} pin. Note that it is not possible to disable the internal reference. Therefore, the external reference source must be capable of overdriving the internal reference source.

Table 29. REFCON Register

Name	Address	Default Value	Access
REFCON	0xFFFF048C	0x00	R/W

The band gap reference interface consists of an 8-bit MMR REFCON, described in Table 30.

Table 30. REFCON MMR Bit Designations

Bit	Description
7:1	Reserved.
0	Internal reference output enable. Set by user to connect the internal 2.5 V reference to the V _{REF} pin. The reference can be used for an external component but must be buffered. Cleared by user to disconnect the reference from the V _{REF} pin.

Both switching edges are moved by an equal amount (PWMDAT1 \times $t_{\rm CORE}$) to preserve the symmetrical output patterns.

Also shown are the PWMSYNC pulse and Bit 0 of the PWMSTA register, which indicates whether operation is in the first or second half cycle of the PWM period.

The resulting on times of the PWM signals over the full PWM period (two half periods) produced by the timing unit can be written as follows:

On the high side

 $t_{OHH} = PWMDAT0 + 2(PWMCH0 - PWMDAT1) \times t_{CORE}$

 $t_{OHL} = PWMDAT0 - 2(PWMCH0 - PWMDAT1) \times t_{CORE}$

and the corresponding duty cycles (d)

 $d_{0H} = t_{0HH}/t_s = \frac{1}{2} + (PWMCH0 - PWMDAT1)/PWMDAT0$ and on the low side

 $t_{0LH} = PWMDAT0 - 2(PWMCH0 + PWMDAT1) \times t_{CORE}$

 $t_{oll} = PWMDAT0 + 2(PWMCH0 + PWMDAT1) \times t_{CORE}$

and the corresponding duty cycles (d)

 $d_{OL} = t_{OLH}/t_S = \frac{1}{2} - (PWMCH0 + PWMDAT1)/PWMDAT0$

The minimum permissible t_{0H} and t_{0L} values are zero, corresponding to a 0% duty cycle. In a similar fashion, the maximum value is t_s , corresponding to a 100% duty cycle.

Figure 70 shows the output signals from the timing unit for operation in double update mode. It illustrates a general case where the switching frequency, dead time, and duty cycle are all changed in the second half of the PWM period. The same value for any or all of these quantities can be used in both halves of the PWM cycle. However, there is no guarantee that symmetrical PWM signals are produced by the timing unit in double update mode. Figure 70 also shows that the dead time insertions into the PWM signals are done in the same way as in single update mode.



(Double Update Mode)

In general, the on times of the PWM signals in double update mode can be defined as follows:

On the high side

 $t_{0HH} = (PWMDAT0_1/2 + PWMDAT0_2/2 + PWMCH0_1 + PWMCH0_2 - PWMDAT1_1 - PWMDAT1_2) \times t_{CORE}$

 $t_{0HL} = (PWMDAT0_1/2 + PWMDAT0_2/2 - PWMCH0_1 - PWMCH0_2 + PWMDAT1_1 + PWMDAT1_2) \times t_{CORE}$

where Subscript *1* refers to the value of that register during the first half cycle, and Subscript *2* refers to the value during the second half cycle.

The corresponding duty cycles (*d*) are

 $d_{0H} = t_{0HH}/t_s = (PWMDAT0_1/2 + PWMDAT0_2/2 + PWMCH0_1 + PWMCH0_2 - PWMDAT1_1 - PWMDAT1_2)/$ (PWMDAT0_1 + PWMDAT0_2)

On the low side

 $t_{0LH} = (PWMDAT0_1/2 + PWMDAT0_2/2 + PWMCH0_1 + PWMCH0_2 + PWMDAT1_1 + PWMDAT1_2) \times t_{CORE}$

 $t_{oLL} = (PWMDAT0_1/2 + PWMDAT0_2/2 - PWMCH0_1 - PWMCH0_2 - PWMDAT1_1 - PWMDAT1_2) \times t_{CORE}$

where Subscript *1* refers to the value of that register during the first half cycle, and Subscript *2* refers to the value during the second half cycle.

The corresponding duty cycles (d) are

 $d_{0L} = t_{0LH}/t_{S} = (PWMDAT0_{1}/2 + PWMDAT0_{2}/2 + PWMCH0_{1} + PWMCH0_{2} + PWMDAT1_{1} + PWMDAT1_{2})/(PWMDAT0_{1} + PWMDAT0_{2})$

For the completely general case in double update mode (see Figure 70), the switching period is given by

 $t_{S} = (PWMDATO_{1} + PWMDATO_{2}) \times t_{CORE}$

Again, the values of t_{0H} and t_{0L} are constrained to lie between zero and $t_{\text{S}}.$

PWM signals similar to those illustrated in Figure 69 and Figure 70 can be produced on the 1H, 1L, 2H, and 2L outputs by programming the PWMCH1 and PWMCH2 registers in a manner identical to that described for PWMCH0. The PWM controller does not produce any PWM outputs until all of the PWMDAT0, PWMCH0, PWMCH1, and PWMCH2 registers have been written to at least once. When these registers are written, internal counting of the timers in the 3-phase timing unit is enabled.

Writing to the PWMDAT0 register starts the internal timing of the main PWM timer. Provided that the PWMDAT0 register is written to prior to the PWMCH0, PWMCH1, and PWMCH2 registers in the initialization, the first PWMSYNC pulse and interrupt (if enabled) appear $1.5 \times t_{CORE} \times PWMDAT0$ seconds after the initial write to the PWMDAT0 register in single update mode. In double update mode, the first PWMSYNC pulse appears after PWMDAT0 × t_{CORE} seconds.

14010 001 01	ADITI Registers		
Name	Address	Default Value ¹	Access
GP0DAT	0xFFFFF420	0x000000XX	R/W
GP1DAT	0xFFFFF430	0x000000XX	R/W
GP2DAT	0xFFFFF440	0x000000XX	R/W
GP3DAT	0xFFFFF450	0x000000XX	R/W
GP4DAT	0xFFFFF460	0x00000XX	R/W

Table 85. GPxDAT Registers

¹X = 0, 1, 2, or 3.

GPxDAT are Port x configuration and data registers. They configure the direction of the GPIO pins of Port x, set the output value for the pins configured as output, and store the input value of the pins configured as input.

Table 86. GPxDAT MMR Bit Descriptions

Bit	Description
31:24	Direction of the data. Set to 1 by user to configure the GPIO pin as an output. Cleared to 0 by user to configure the GPIO pin as an input.
23:16	Port x data output.
15:8	Reflect the state of Port x pins at reset (read only).
7:0	Port x data input (read only).

Table 87. GPxSET Registers

	0		
Name	Address	Default Value ¹	Access
GP0SET	0xFFFFF424	0x000000XX	W
GP1SET	0xFFFFF434	0x000000XX	W
GP2SET	0xFFFFF444	0x000000XX	W
GP3SET	0xFFFFF454	0x000000XX	W
GP4SET	0xFFFFF464	0x000000XX	W

 $^{1}X = 0, 1, 2, \text{ or } 3.$

GPxSET are data set Port x registers.

Table 88. GPxSET MMR Bit Descriptions

Bit	Description
31:24	Reserved.
23:16	Data Port x set bit. Set to 1 by user to set bit on Port x; also sets the corresponding bit in the GPxDAT MMR. Cleared to 0 by user; does not affect the data out.
15:0	Reserved.

Table 89. GPxCLR Registers

Name	Address	Default Value ¹	Access
GP0CLR	0xFFFFF428	0x000000XX	W
GP1CLR	0xFFFFF438	0x000000XX	W
GP2CLR	0xFFFFF448	0x000000XX	W
GP3CLR	0xFFFFF458	0x000000XX	W
GP4CLR	0xFFFFF468	0x000000XX	W

 $^{1}X = 0, 1, 2, \text{ or } 3.$

GPxCLR are data clear Port x registers.

Table 90. GPxCLR MMR Bit Descriptions

Bit	Description
31:24	Reserved.
23:16	Data Port x clear bit. Set to 1 by user to clear bit on Port x; also clears the corresponding bit in the GPxDAT MMR. Cleared to 0 by user; does not affect the data out.
15:0	Reserved.

SERIAL PORT MUX

The serial port mux multiplexes the serial port peripherals (an SPI, UART, and two I²Cs) and the programmable logic array (PLA) to a set of 10 GPIO pins. Each pin must be configured to one of its specific I/O functions as described in Table 91.

Table 91. SPM Configuration

	GPIO	UART	UART/I ² C/SPI	PLA
SPMMUX	(00)	(01)	(10)	(11)
SPM0	P1.0	SIN	I2C0SCL	PLAI[0]
SPM1	P1.1	SOUT	I2C0SDA	PLAI[1]
SPM2	P1.2	RTS	I2C1SCL	PLAI[2]
SPM3	P1.3	CTS	I2C1SDA	PLAI[3]
SPM4	P1.4	RI	SCLK	PLAI[4]
SPM5	P1.5	DCD	MISO	PLAI[5]
SPM6	P1.6	DSR	MOSI	PLAI[6]
SPM7	P1.7	DTR	CS	PLAO[0]
SPM8	P0.7	ECLK/XCLK	SIN	PLAO[4]
SPM9	P2.0	CONV	SOUT	PLAO[5]

Table 91 also details the mode for each of the SPMMUX pins. This configuration must be done via the GP0CON, GP1CON, and GP2CON MMRs. By default, these 10 pins are configured as GPIOs.

UART SERIAL INTERFACE

The UART peripheral is a full-duplex, universal, asynchronous receiver/transmitter. It is fully compatible with the 16,450 serial port standard. The UART performs serial-to-parallel conversions on data characters received from a peripheral device or modem, and parallel-to-serial conversions on data characters received from the CPU. The UART includes a fractional divider for baud rate generation and has a network addressable mode. The UART function is made available on the 10 pins of the ADuC7019/20/21/22/24/25/26/27/28/29 (see Table 92).

Table 92. UART Signal Description

Pin	Signal	Description
SPM0 (Mode 1)	SIN	Serial receive data.
SPM1 (Mode 1)	SOUT	Serial transmit data.
SPM2 (Mode 1)	RTS	Request to send.
SPM3 (Mode 1)	CTS	Clear to send.
SPM4 (Mode 1)	RI	Ring indicator.
SPM5 (Mode 1)	DCD	Data carrier detect.
SPM6 (Mode 1)	DSR	Data set ready.
SPM7 (Mode 1)	DTR	Data terminal ready.
SPM8 (Mode 2)	SIN	Serial receive data.
SPM9 (Mode 2)	SOUT	Serial transmit data.

Table 140. I2CxDIV Registers

Name	Address	Default Value	Access		
I2C0DIV	0xFFFF0830	0x1F1F	R/W		
I2C1DIV	0xFFFF0930	0x1F1F	R/W		

I2CxDIV are the clock divider registers.

Table 141. I2CxIDx Registers

Name	Address	Default Value	Access
I2C0ID0	0xFFFF0838	0x00	R/W
I2C0ID1	0xFFFF083C	0x00	R/W
I2C0ID2	0xFFFF0840	0x00	R/W
I2C0ID3	0xFFFF0844	0x00	R/W
I2C1ID0	0xFFFF0938	0x00	R/W
I2C1ID1	0xFFFF093C	0x00	R/W
I2C1ID2	0xFFFF0940	0x00	R/W
I2C1ID3	0xFFFF0944	0x00	R/W

I2CxID0, I2CxID1, I2CxID2, and I2CxID3 are slave address device ID registers of I2Cx.

Table 142. I2CxCCNT Registers

Name	Address	Default Value	Access
I2C0CCNT	0xFFFF0848	0x01	R/W
I2C1CCNT	0xFFFF0948	0x01	R/W

I2CxCCNT are 8-bit start/stop generation counters. They hold off SDA low for start and stop conditions.

Table 143. I2CxFSTA Registers

Name	Address	Default Value	Access
I2C0FSTA	0xFFFF084C	0x0000	R/W
I2C1FSTA	0xFFFF094C	0x0000	R/W

I2CxFSTA are FIFO status registers.

Table 144.	I2C0I	FSTA M	MR Bit Descriptions	

	Access		
Bit	Туре	Value	Description
15:10			Reserved.
9	R/W		Master transmit FIFO flush. Set by the user to flush the master Tx FIFO. Cleared automatically when the master Tx FIFO is flushed. This bit also flushes the slave receive FIFO.
8	R/W		Slave transmit FIFO flush. Set by the user to flush the slave Tx FIFO. Cleared automatically after the slave Tx FIFO is flushed.
7:6	R		Master Rx FIFO status bits.
		00	FIFO empty.
		01	Byte written to FIFO.
		10	One byte in FIFO.
		11	FIFO full.
5:4	R		Master Tx FIFO status bits.
		00	FIFO empty.
		01	Byte written to FIFO.
		10	One byte in FIFO.
		11	FIFO full.
3:2	R		Slave Rx FIFO status bits.
		00	FIFO empty.
		01	Byte written to FIFO.
		10	One byte in FIFO.
		11	FIFO full.
1:0	R		Slave Tx FIFO status bits.
		00	FIFO empty.
		01	Byte written to FIFO.
		10	One byte in FIFO.
		11	FIFO full.

PROCESSOR REFERENCE PERIPHERALS INTERRUPT SYSTEM

There are 23 interrupt sources on the ADuC7019/20/21/22/ 24/25/26/27/28/29 that are controlled by the interrupt controller. Most interrupts are generated from the on-chip peripherals, such as ADC and UART. Four additional interrupt sources are generated from external interrupt request pins, IRQ0, IRQ1, IRQ2, and IRQ3. The ARM7TDMI CPU core only recognizes interrupts as one of two types: a normal interrupt request IRQ or a fast interrupt request FIQ. All the interrupts can be masked separately.

The control and configuration of the interrupt system are managed through nine interrupt-related registers, four dedicated to IRQ, and four dedicated to FIQ. An additional MMR is used to select the programmed interrupt source. The bits in each IRQ and FIQ register (except for Bit 23) represent the same interrupt source as described in Table 160.

Table 160. IRQ/FIQ MMRs Bit Description

Bit	Description
0	All interrupts OR'ed (FIQ only)
1	SWI
2	Timer0
3	Timer1
4	Wake-up timer (Timer2)
5	Watchdog timer (Timer3)
6	Flash control
7	ADC channel
8	PLL lock
9	I2C0 slave
10	I2C0 master
11	I2C1 master
12	SPI slave
13	SPI master
14	UART
15	External IRQ0
16	Comparator
17	PSM
18	External IRQ1
19	PLA IRQ0
20	PLA IRQ1
21	External IRQ2
22	External IRQ3
23	PWM trip (IRQ only)/PWM sync (FIQ only)

IRQ

The interrupt request (IRQ) is the exception signal to enter the IRQ mode of the processor. It is used to service general-purpose interrupt handling of internal and external events.

The four 32-bit registers dedicated to IRQ are IRQSTA, IRQSIG, IRQEN, and IRQCLR.

Table 161. IRQSTA Register

Name	Address	Default Value	Access
IRQSTA	0xFFFF0000	0x0000000	R

IRQSTA (read-only register) provides the current-enabled IRQ source status. When set to 1, that source should generate an active IRQ request to the ARM7TDMI core. There is no priority encoder or interrupt vector generation. This function is implemented in software in a common interrupt handler routine. All 32 bits are logically ORed to create the IRQ signal to the ARM7TDMI core.

Table 162. IRQSIG Register

Name	Address	Default Value	Access
IRQSIG	0xFFFF0004	0x00XXX0001	R

¹X indicates an undefined value.

IRQSIG reflects the status of the different IRQ sources. If a peripheral generates an IRQ signal, the corresponding bit in the IRQSIG is set; otherwise, it is cleared. The IRQSIG bits are cleared when the interrupt in the particular peripheral is cleared. All IRQ sources can be masked in the IRQEN MMR. IRQSIG is read only.

Table 163. IRQEN Register

Name	Address	Default Value	Access
IRQEN	0xFFFF0008	0x0000000	R/W

IRQEN provides the value of the current enable mask. When each bit is set to 1, the source request is enabled to create an IRQ exception. When each bit is set to 0, the source request is disabled or masked, which does not create an IRQ exception.

Note that to clear an already enabled interrupt source, the user must set the appropriate bit in the IRQCLR register. Clearing an interrupt's IRQEN bit does not disable the interrupt.

Table 164. IRQCLR Register

Name	Address	Default Value	Access	
IRQCLR	0xFFFF000C	0x0000000	W	

IRQCLR (write-only register) clears the IRQEN register in order to mask an interrupt source. Each bit set to 1 clears the corresponding bit in the IRQEN register without affecting the remaining bits. The pair of registers, IRQEN and IRQCLR, independently manipulates the enable mask without requiring an atomic read-modify-write.

Data Sheet

In normal mode, an IRQ is generated each time the value of the counter reaches zero when counting down. It is also generated each time the counter value reaches full scale when counting up. An IRQ can be cleared by writing any value to clear the register of that particular timer (TxCLRI).

When using an asynchronous clock-to-clock timer, the interrupt in the timer block may take more time to clear than the time it takes for the code in the interrupt routine to execute. Ensure that the interrupt signal is cleared before leaving the interrupt service routine. This can be done by checking the IRQSTA MMR.

Hour:Minute:Second:1/128 Format

To use the timer in hour:minute:second:hundredths format, select the 32,768 kHz clock and prescaler of 256. The hundredths field does not represent milliseconds but 1/128 of a second (256/32,768). The bits representing the hour, minute, and second are not consecutive in the register. This arrangement applies to TxLD and TxVAL when using the hour:minute:second:hundredths format as set in TxCON[5:4]. See Table 171 for additional details.

Table 171. Hour:Minnute:Second:Hundredths Format

Bit	Value	Description
31:24	0 to 23 or 0 to 255	Hours
23:22	0	Reserved
21:16	0 to 59	Minutes
15:14	0	Reserved
13.8	0 to 59	Seconds
7	0	Reserved
6:0	0 to 127	1/128 second

Timer0 (RTOS Timer)

Timer0 is a general-purpose, 16-bit timer (count down) with a programmable prescaler (see Figure 77). The prescaler source is the core clock frequency (HCLK) and can be scaled by factors of 1, 16, or 256.

Timer0 can be used to start ADC conversions as shown in the block diagram in Figure 77.



Figure 77. Timer0 Block Diagram

ADuC7019/20/21/22/24/25/26/27/28/29

The Timer0 interface consists of four MMRs: T0LD, T0VAL, T0CON, and T0CLRI.

Table 172. T0LD Register

Name	Address	Default Value	Access	
TOLD	0xFFFF0300	0x0000	R/W	

T0LD is a 16-bit load register.

Table 173. TOVAL Register

Name Address		Default Value	Access
TOVAL	0xFFFF0304	0xFFFF	R

TOVAL is a 16-bit read-only register representing the current state of the counter.

Table 174. TOCON Register

Name	Address	Default Value	Access	
T0CON	0xFFFF0308	0x0000	R/W	

T0CON is the configuration MMR described in Table 175.

Table 175. TOCON MMR Bit Descriptions

Bit	Value	Description
15:8		Reserved.
7		Timer0 enable bit. Set by user to enable Timer0. Cleared by user to disable Timer0 by default.
6		Timer0 mode. Set by user to operate in periodic mode. Cleared by user to operate in free-running mode. Default mode.
5:4		Reserved.
3:2		Prescale.
	00	Core Clock/1. Default value.
	01	Core Clock/16.
	10	Core Clock/256.
	11	Undefined. Equivalent to 00.
1:0		Reserved.

Table 176. T0CLRI Register

Name Address		Default Value Access		
TOCLRI	0xFFFF030C	0xFF	W	

TOCLRI is an 8-bit register. Writing any value to this register clears the interrupt.

ADuC7019/20/21/22/24/25/26/27/28/29

Timer1 (General-Purpose Timer)

Timer1 is a general-purpose, 32-bit timer (count down or count up) with a programmable prescaler. The source can be the 32 kHz external crystal, the core clock frequency, or an external GPIO (P1.0 or P0.6). The maximum frequency of the clock input is 44 Mhz). This source can be scaled by a factor of 1, 16, 256, or 32,768.

The counter can be formatted as a standard 32-bit value or as hours: minutes: seconds: hundredths.

Timer1 has a capture register (T1CAP) that can be triggered by a selected IRQ source initial assertion. This feature can be used to determine the assertion of an event more accurately than the precision allowed by the RTOS timer when the IRQ is serviced.

Timer1 can be used to start ADC conversions as shown in the block diagram in Figure 78.



The Timer1 interface consists of five MMRs: T1LD, T1VAL, T1CON, T1CLRI, and T1CAP.

Table 177. T1LD Register

	Name	Address	Default Value	Access	
_	T1LD	0xFFFF0320	0x0000000	R/W	

T1LD is a 32-bit load register.

Table 178. T1VAL Register

Name Address		Default Value	Access	
T1VAL	0xFFFF0324	0xFFFFFFF	R	

T1VAL is a 32-bit read-only register that represents the current state of the counter.

Table 179. T1CON Register

Name	Address	Default Value	Access	
T1CON	0xFFFF0328	0x0000	R/W	

T1CON is the configuration MMR described in Table 180.

HARDWARE DESIGN CONSIDERATIONS POWER SUPPLIES

The ADuC7019/20/21/22/24/25/26/27/28/29 operational power supply voltage range is 2.7 V to 3.6 V. Separate analog and digital power supply pins (AV_{DD} and IOV_{DD}, respectively) allow AV_{DD} to be kept relatively free of noisy digital signals often present on the system IOV_{DD} line. In this mode, the part can also operate with split supplies; that is, it can use different voltage levels for each supply. For example, the system can be designed to operate with an IOV_{DD} voltage level of 3.3 V whereas the AV_{DD} level can be at 3 V or vice versa. A typical split supply configuration is shown in Figure 87.



As an alternative to providing two separate power supplies, the user can reduce noise on AV_{DD} by placing a small series resistor and/or ferrite bead between AV_{DD} and IOV_{DD} and then decoupling AV_{DD} separately to ground. An example of this configuration is shown in Figure 88. With this configuration, other analog circuitry (such as op amps and voltage reference) can be powered from the AV_{DD} supply line as well.



Figure 88. External Single Supply Connections

Note that in both Figure 87 and Figure 88, a large value (10 μ F) reservoir capacitor sits on IOV_{DD}, and a separate 10 μ F capacitor sits on AV_{DD}. In addition, local small-value (0.1 μ F) capacitors are located at each AV_{DD} and IOV_{DD} pin of the chip. As per standard design practice, be sure to include all of these capacitors and ensure that the smaller capacitors are close to each AV_{DD} pin with trace lengths as short as possible. Connect the ground terminal of each of these capacitors directly to the underlying ground plane.

Finally, note that the analog and digital ground pins on the ADuC7019/20/21/22/24/25/26/27/28/29 must be referenced to the same system ground reference point at all times.

IOV_{DD} Supply Sensitivity

The $\rm IOV_{\rm DD}$ supply is sensitive to high frequency noise because it is the supply source for the internal oscillator and PLL circuits. When the internal PLL loses lock, the clock source is removed by a gating circuit from the CPU, and the ARM7TDMI core stops executing code until the PLL regains lock. This feature ensures that no flash interface timings or ARM7TDMI timings are violated.

Typically, frequency noise greater than 50 kHz and 50 mV p-p on top of the supply causes the core to stop working.

If decoupling values recommended in the Power Supplies section do not sufficiently dampen all noise sources below 50 mV on $\rm IOV_{DD}$, a filter such as the one shown in Figure 89 is recommended.



Figure 89. Recommended IOV_{DD} Supply Filter

Linear Voltage Regulator

Each ADuC7019/20/21/22/24/25/26/27/28/29 requires a single 3.3 V supply, but the core logic requires a 2.6 V supply. An onchip linear regulator generates the 2.6 V from IOV_{DD} for the core logic. The LV_{DD} pin is the 2.6 V supply for the core logic. An external compensation capacitor of 0.47 μ F must be connected between LV_{DD} and DGND (as close as possible to these pins) to act as a tank of charge as shown in Figure 90.



Figure 90. Voltage Regulator Connections

The $LV_{\rm DD}$ pin should not be used for any other chip. It is also recommended to use excellent power supply decoupling on $IOV_{\rm DD}$ to help improve line regulation performance of the on-chip voltage regulator.

Data Sheet

ADuC7019/20/21/22/24/25/26/27/28/29

Model ^{1, 2}	ADC Channels ³	DAC Channels	FLASH/ RAM	GPIO	Down- loader	Temperature Range	Package Description	Package Option	Ordering Quantity
EVAL-ADuC7020MKZ							ADuC7020 MiniKit		
EVAL-ADuC7020QSZ							ADuC7020 QuickStart		
							Development System		
EVAL-ADuC7020QSPZ							ADuC7020 QuickStart		
							Development System		
EVAL-ADuC7024QSZ							ADuC7024 QuickStart		
							Development System		
EVAL-ADuC7026QSZ							ADuC7026 QuickStar		
							Development System		
EVAL-ADuC7026QSPZ							ADuC7026 QuickStart Plus		
							Development System		
EVAL-ADuC7028QSZ							ADuC7028 QuickStart		
							Development System		
EVAL-ADUC7029QSZ							ADuC7029 QuickStart		
							Development System		

 1 Z = RoHS Compliant Part. 2 Models ADuC7026 and ADuC7027 include an external memory interface.

³ One of the ADC channels is internally buffered for ADuC7019 models.

I²C refers to a communications protocol originally developed by Phillips Semiconductors (now NXP Semiconductors).

©2005–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04955-0-12/15(G)



www.analog.com

Rev. G | Page 101 of 101