

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Last Time Buy
Core Processor	R8C
Core Size	16-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART, USB
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	30
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-WFQFN Exposed Pad
Supplier Device Package	40-HWQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213m8knnp-w0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	ROM C	apacity	RAM			
Part No.	Program ROM	Data flash	Capacity	Package Type		Remarks
R5F213M8KNNP	64 Kbytes	1 Kbyte $\times$ 4	8 Kbytes	PWQN0040KB-B	N version	
R5F213MCKNNP	128Kbytes	1 Kbyte × 4	10 Kbytes	PWQN0040KB-B		
R5F213M8KNXXXNP	64Kbytes	1 Kbyte × 4	8 Kbytes	PWQN0040KB-B	N version	Factory
R5F213MCKNXXXNP	128Kbytes	1 Kbyte × 4	10 Kbytes	PWQN0040KB-B		programming product <sup>(1)</sup>

#### Table 1.5 Product List for R8C/3MK Group

Note:

1. The user ROM is programmed before shipment.




Figure 1.2 Part Number, Memory Size, and Package of R8C/3MK Group

Current of Jun 2011



Tables 1.7 and 1.8 list Pin Functions.

Table 1.7	Pin Functions (1)
-----------	-------------------

Item	Pin Name	I/O Type	Description	
Power supply input	VCC, VSS	—	Apply 1.8 to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.	
Analog power supply input	AVCC, AVSS <sup>(2)</sup>	—	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.	
Reset input	RESET	I	Input "L" on this pin resets the MCU.	
MODE	MODE	I	Connect this pin to VCC via a resistor.	
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O	
XIN clock output	XOUT	I/O	the XIN and XOUT pins. <sup>(1)</sup> To use an external clock, input it to the XOUT pin and leave the XIN pin open.	
INT interrupt input	INT0 to INT4	I	INT interrupt input pins.	
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins.	
Timer RA	TRAIO	I/O	Timer RA I/O pin.	
	TRAO	0	Timer RA output pin.	
Timer RB	TRBO	0	Timer RB output pin.	
Timer RC	TRCCLK	I	External clock input pin.	
	TRCTRG	I	External trigger input pin.	
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins.	
Serial interface	CLK0, CLK1, CLK2, CLK3	I/O	Transfer clock I/O pins.	
	RXD0, RXD1, RXD2, RXD3	I	Serial data input pins.	
	TXD0, TXD1, TXD2, TXD3	0	Serial data output pins.	
	CTS2	I	Transmission control input pin.	
	RTS2	0	Reception control output pin.	
SSU	SSI	I/O	Data I/O pin.	
	SCS	I/O	Chip-select signal I/O pin.	
	SSCK	I/O	Clock I/O pin.	
	SSO	I/O	Data I/O pin.	
I <sup>2</sup> C bus	SCL	I/O	Clock I/O pin.	
	SDA	I/O	Data I/O pin.	

I: Input O: Output I/O: Input and output

Notes:

1. Refer to the oscillator manufacturer for oscillation characteristics.

2. This pin is not available in the R8C/3MU Group.



Table 1.8Pin Functions (2)

Item	Pin Name	I/O Type	Description
USB	USB_DP/USB_DM	I/O	D+/D- I/O pin of the USB on-chip transceiver. Connect this pin to the D+/D- pin of the USB bus.
	USB_VBUS	I	USB cable connection monitor pin. Connect this pin to VBUS of the USB bus. Whether VBUS is connected or disconnected can be detected during operation as a function.
	USB_VBUSEN (1)	0	VBUS (5 V) supply enable signal for external power supply chip.
	USB_OVRCURA <sup>(1)</sup>	I	External overcurrent detection signal should be connected to this pin. VBUS comparator signal should be connected to this pin when the USB host power supply chip is connected.
	USB_DPUPE	0	1.5 k $\Omega$ pull-up resistor control signal for USB D+ signal when operating as a function controller.
	USB_VCC	I/O	USB power supply pin.
Reference voltage input	VREF <sup>(1)</sup>	I	Reference voltage input pin to A/D converter.
A/D converter	AN0, AN3 to AN11 (1)	I	Analog input pins to A/D converter.
	ADTRG <sup>(1)</sup>	I	AD external trigger input pin.
Comparator B	IVCMP1, IVCMP3		Comparator B analog voltage input pins.
	IVREF1, IVREF3	I	Comparator B reference voltage input pins.
I/O port	P0_0 to P0_4, P0_7, P1_0 to P1_7, P3_0, P3_3 to P3_5, P3_7, P4_5 to P4_7, P6_5 to P6_7, P7_6, P7_7, P8_1 to P8_3	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.

I: Input O: Output I/O: Input and output

Note:

1. This pin is not available in the R8C/3MU Group.



Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0080h		DICIE	0011
0081h			
0082h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch			
008Dh			
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
0090h			
0090h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Eh			
	LIADTO Transmit/Descrive Marke Descietes	LIOND	0.01
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	UOTB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	UORB	XXh
00A7h	1 -		XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00AAh 00ABh		0218	XXh
		11000	
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh			XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			1
00B4h			
00B5h			
00B6h			
00B0h			
00B8h			
00B9h			
00BAh			
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh			
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
00BEh			
00BFh			

Table 4.3SFR Information (3) (1)
----------------------------------

Note: 1. The blank areas are reserved and cannot be accessed by users.



Table 4.8	SFR Information (8) <sup>(1)</sup>
-----------	------------------------------------

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C3h	Address Match Interrupt Register 1		XXh
	Address Match interrupt Register 1	RMAD1	
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h		, uEICI	0011
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D3h			1
01D5h			1
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
	Dull Un Original Degister 0	DUDO	0.01
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h	Pull-Up Control Register 2	PUR2	00h
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh		1	
01EFh			
01E111 01F0h	Port P1 Drive Capacity Control Register		00b
		P1DRR	00h
01F1h			
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h	Drive Capacity Control Register 2	DRR2	00h
01F5h	Input Threshold Control Register 0	VLTO	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h	Input Threshold Control Register 2	VLT2	00h
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h	-	1	
01FAh	External Input Enable Register 0	INTEN	00h
	External input Enable Register 4		
01FBh	External Input Enable Register 1	INTEN1	00h
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh			
		1	1

X: Undefined

Note: 1. The blank areas are reserved and cannot be accessed by users.

			A.4. D
Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h	-		XXh
	-		
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2073h	-		XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh	-		XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h	4		XXh
	4		
2C83h			XXh
2C84h	]		XXh
2C85h	1		XXh
	4		
2C86h	4		XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2003h	-		XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h		- · • - · •	XXh
	-		
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
	-		
2C96h			XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
	4		
2C9Ah	4		XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh	1		XXh
	4		
2C9Eh	4		XXh
2C9Fh			XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	1		XXh
	4		
2CA2h	4		XXh
2CA3h			XXh
2CA4h			XXh
2CA5h	1		XXh
20/01	4		VVh
2CA6h	1		XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h	4	2.02.0	XXh
	4		
2CAAh	1		XXh
2CABh			XXh
2CACh	1		XXh
2CADh	4		XXh
	4		
2CAEh			XXh
2CAFh			XXh
	•		•

Table 4.10SFR Information (10) (1)

X: Undefined Note:

1. The blank areas are reserved and cannot be accessed by users.



Address	Register	Symbol	After Reset
2E30h	Interrupt Enable Register 0	INTENB0	00h
2E31h			00h
2E32h	Interrupt Enable Register 1 (2)	INTENB1	00h
2E33h			00h
			0011
2E34h			
2E35h			
2E36h	BRDY Interrupt Enable Register	BRDYENB	00h
2E37h		BIIBIEIIB	00h
2E38h	NRDY Interrupt Enable Register	NRDYENB	00h
2E39h			00h
2E3Ah	BEMP Interrupt Enable Register	BEMPENB	00h
2E3Bh		DEIM END	
-			00h
2E3Ch	SOF Output Configuration Register	SOFCFG	00h
2E3Dh			00h
2E3Eh			
2E3Fh			
2E40h	Interrupt Status Register 0	INTSTS0	X000000b
2E41h			X000000b
2E42h	Interrupt Status Register 1 (2)	INTSTS1	00h
	Interrupt Status Negister I (~)		
2E43h			XX0X0000b
2E44h			
2E45h			
2E46h	BRDY Interrupt Status Register	BRDYSTS	00h
		BREIGIG	
2E47h			00h
2E48h	NRDY Interrupt Status Register	NRDYSTS	00h
2E49h			00h
		BEMPSTS	
2E4Ah	BEMP Interrupt Status Register	BEMPSIS	00h
2E4Bh			00h
2E4Ch	Frame Number Register	FRMNUM	00h
2E4Dh			00h
			0011
2E4Eh			
2E4Fh			
2E50h	USB Address Register	USBADDR	00h
2E51h		COBREEN	
			00h
2E52h			
2E53h			
2E54h	USB Request Type Register	USBREQ	00h
		OODITER	
2E55h			00h
2E56h	USB Request Value Register	USBVAL	00h
2E57h			00h
2E58h	USB Request Index Register	USBINDX	00h
	COD Request Index Register		
2E59h			00h
2E5Ah	USB Request Length Register	USBLENG	00h
2E5Bh			00h
	DCB Configuration Degister	DODOFO	
2E5Ch	DCP Configuration Register	DCPCFG	00h
2E5Dh			00h
2E5Eh	DCP Max Packet Size Register	DCPMAXP	40h
2E5Fh			00h
1		DODOTE	
2E60h	DCP Control Register	DCPCTR	00h
2E61h			00h
2E62h			
2E63h			+
		DIDEOE:	
2E64h	Pipe Window Select Register	PIPESEL	00h
2E65h			00h
2E66h			
2E67h			
2E68h	Pipe Configuration Register	PIPECFG	00h
2E69h			00h
2E6Ah			
2E6Bh			
2E6Ch	Pipe Max Packet Size Register	PIPEMAXP	00h
2E6Dh	-		00h
	Dina Daviad Cantral Descintar (2)	PIPEPERI	00h
2E6Eh	Pipe Period Control Register <sup>(2)</sup>	FIFEFERI	
2E6Fh			00h
V: Undefined			

Table 4.13	SFR Information (13) <sup>(1)</sup>
------------	-------------------------------------

X: Undefined

Notes:1. The blank areas are reserved and cannot be accessed by users.2. This register is not available in the R8C/3MU Group.

R01DS0112EJ0110 Rev.1.10 Jun 15, 2011



Table 4.14	SFR Information (14) <sup>(1)</sup>	
------------	-------------------------------------	--

Address	Register	Symbol	After Reset
2E70h			
2E71h			
2E72h			
2E73h			
2E74h			
2E75h			
2E76h	Pipe 4 Control Register	PIPE4CTR	00h
2E77h			00h
2E78h	Pipe 5 Control Register	PIPE5CTR	00h
2E79h			00h
2E7Ah	Pipe 6 Control Register	PIPE6CTR	00h
2E7Bh			00h
2E7Ch	Pipe 7 Control Register	PIPE7CTR	00h
2E7Dh			00h
2E7Eh			0011
2E7Eh			
2E80h			
:			
2E8Fh			
2E90h			
2E91h			
2E92h			
2E93h			
2E94h			
2E95h			
2E96h			
2E97h			
2E98h			
2E99h			
2E9Ah			
2E9Bh			
2E9Ch	Pipe 4 Transaction Counter Enable Register	PIPE4TRE	00h
2E9Dh			00h
2E9Eh	Pipe 4 Transaction Counter Register	PIPE4TRN	00h
2E9Fh			00h
2EA0h	Pipe 5 Transaction Counter Enable Register	PIPE5TRE	00h
2EA1h			00h
2EA2h	Pipe 5 Transaction Counter Register	PIPE5TRN	00h
2EA3h			00h
2EA4h			0011
2EA5h			
2EA6h			
2EA01			
2EA7h 2EA8h			
2EA9h			
2EAAh			
2EABh			
2EACh			
2EADh			
:			
2ECFh			
2ED0h	Device Address 0 Configuration Register <sup>(2)</sup>	DEVADD0	00h
2ED1h			00h
2ED2h	Device Address 1 Configuration Register <sup>(2)</sup>	DEVADD1	00h
2ED3h			00h
2ED4h	Device Address 2 Configuration Register (2)	DEVADD2	00h
2ED5h			00h
2ED6h	Device Address 3 Configuration Register <sup>(2)</sup>	DEVADD3	00h
2ED7h			00h
2ED8h	Device Address 4 Configuration Register <sup>(2)</sup>	DEVADD4	00h
2ED9h	Device Audiess 4 Coningulation Register 147		
			00h
2EDAh	Device Address 5 Configuration Register <sup>(2)</sup>	DEVADD5	00h
2EDBh			00h
2EDCh			
2EDCh 2EDDh			

X: Undefined

Notes:
1. The blank areas are reserved and cannot be accessed by users.
2. This register is not available in the R8C/3MU Group.



Symbol	Parameter	Conditions		Unit		
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)		10,000 (3)	_	—	times
—	Byte program time (program/erase endurance ≤ 1,000 times)		—	160	1500	μS
—	Byte program time (program/erase endurance > 1,000 times)		_	300	1500	μS
—	Block erase time (program/erase endurance $\leq$ 1,000 times)		_	0.2	1	S
—	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		—	_	5 + CPU clock × 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	_	—	μS
—	Time from suspend until erase restart		—	_	30 + CPU clock × 1 cycle	μS
td(CMDRST -READY)	Time from when command is forcibly stopped until reading is enabled		-	-	30 + CPU clock × 1 cycle	μS
—	Program, erase voltage		2.7	_	5.5	V
—	Read voltage		1.8		5.5	V
_	Program, erase temperature		-20		85	°C
—	Data hold time (7)	Ambient temperature = 55 °C	20	_	—	year

#### Table 5.6 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85 °C (N version), unless otherwise specified.

2. Definition of programming/erasure endurance


The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).


3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)

- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.







Symbol	Parameter	Condition		Unit		
Symbol	i alametei	Condition	Min.	Тур.	Max.	Onit
-	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V	36.0	40	44.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register <sup>(2)</sup>	Vcc = 1.8 V to 5.5 V	33.178	36.864	40.550	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V	28.8	32	35.2	MHz
—	Oscillation stability time	Vcc = 5.0 V, Topr = 25 °C	—	0.5	3	ms
—	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25 °C	_	400	_	μΑ

Table 5.11	High-speed On-Chip Oscillator Circuit Electrical Characteristics
------------	--

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version), unless otherwise specified.

2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

## Table 5.12 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
—	Oscillation stability time	VCC = 5.0 V, Topr = 25 $^{\circ}$ C	—	30	100	μS
—	Self power consumption at oscillation	VCC = 5.0 V, Topr = 25 °C	_	2	_	μΑ

Note:

1. Vcc = 1.8 to 5.5 V and  $T_{opr}$  = -20 to 85 °C (N version), unless otherwise specified.

# Table 5.13 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition		Unit		
	Falameter	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		_	_	2,000	μS

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25 °C.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.





Symbol	Deremeter	O and the second	S	Standard		
	Parameter	Condition	Min.	Тур.	Max.	Unit
tSCL	SCL input cycle time		12tcyc + 600 (2)		—	ns
tSCLH	SCL input "H" width		3tcyc + 300 (2)	—	—	ns
tSCLL	SCL input "L" width		5tcyc + 500 (2)	_	—	ns
tsf	SCL, SDA input fall time		—		300	ns
tSP	SCL, SDA input spike pulse rejection time		—	_	1tcyc (2)	ns
tBUF	SDA input bus-free time		5tcyc (2)	_	—	ns
<b>t</b> STAH	Start condition input hold time		3tcyc (2)	_	—	ns
<b>t</b> STAS	Retransmit start condition input setup time		3tcyc (2)	_	—	ns
<b>t</b> STOP	Stop condition input setup time		3tcyc (2)	—	—	ns
tSDAS	Data input setup time		1tcyc + 40 <sup>(2)</sup>	_	—	ns
<b>t</b> SDAH	Data input hold time		10		_	ns

Table 5.15	Timing Requirements of I <sup>2</sup> C bus Interface
------------	---

1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version), unless otherwise specified.

2. 1tcyc = 1/f1(s)








#### Table 5.32Serial Interface

Symbol	Deromotor		Standard		
	Parameter	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	800	—	ns	
tw(CKH)	CLKi input "H" width	400	_	ns	
tW(CKL)	CLKi input "L" width	400	_	ns	
td(C-Q)	TXDi output delay time	—	200	ns	
th(C-Q)	TXDi hold time	0	_	ns	
tsu(D-C)	RXDi input setup time	150	_	ns	
th(C-D)	RXDi input hold time	90	_	ns	

i = 0 to 3



# Figure 5.20 Serial Interface Timing Diagram when Vcc = 2.2 V

## Table 5.33 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Daramatar		Standard		
Symbol Parameter		Min.	Max.	Unit	
tw(INH)	INTi input "H" width, Kli input "H" width	1000 (1)	-	ns	
tw(INL)	INTi input "L" width, Kli input "L" width			ns	

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.21 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V



Symbol	Parameter				Conditions	Standard			Unit
Symbol		Г	arameter		Conditions	Min.	Тур.	Max.	Onit
Vcc/AVcc	Supply voltage	When L	JSB function	is used		3.0	5.0	5.5	V
		When L	JSB function	is not used		1.8	5.0	5.5	V
UVcc	USB Supply	When L	JSB function	is used	Vcc/AVcc = 3.0 to		Vcc/	_	V
	Voltage (When				3.6 V		AVcc		
	UVCC pin is						(4)		
	input)	When I	JSB function	is not used	Vcc/AVcc = 1.8 to	_	Vcc/	<u> </u>	V
	1.5.7	Third C			5.5 V		AVcc		
					0.0 V		(4)		
1/22/11/22	Cumplus valta es							<u> </u>	
Vss/AVss	Supply voltage						0		V
Vih	Input "H" voltage		nan CMOS i			0.8 Vcc	—	Vcc	V
		CMOS	Inputlevel		$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.5 Vcc	—	Vcc	V
		input	switching	0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.55 Vcc	—	Vcc	V
			function		$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0.65 Vcc	—	Vcc	V
			(I/O port)	Input level selection:	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.65 Vcc	—	Vcc	V
				0.5 Vcc	$2.7 \text{ V} \leq \text{Vcc} < 4.0 \text{ V}$	0.7 Vcc	_	Vcc	V
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0.8 Vcc	—	Vcc	V
				Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	_	Vcc	V
				0.7 Vcc	$2.7 \text{ V} \leq \text{Vcc} < 4.0 \text{ V}$	0.85 Vcc	_	Vcc	V
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0.85 Vcc	_	Vcc	V
		Externa	l clock input		1.0 1 = 100 (2.1 1	1.2	_	Vcc	v
VIL	Input "L" voltage		nan CMOS i			0		0.2 Vcc	V
VIL	input L voltage							0.2 VCC 0.2 VCC	V
				Input level selection:	$4.0 V \leq Vcc \leq 5.5 V$	0	_		
		input	switching	0.35 Vcc	$2.7 \text{ V} \leq \text{Vcc} < 4.0 \text{ V}$	0	—	0.2 Vcc	V
			function		$1.8~V \leq Vcc < 2.7~V$	0	—	0.2 Vcc	V
			(I/O port)	Input level selection:	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	—	0.4 Vcc	V
				0.5 Vcc	$2.7 \text{ V} \le \text{Vcc} < 4.0 \text{ V}$	0	—	0.3 Vcc	V
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0	—	0.2 Vcc	V
				Input level selection:	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	_	0.55 Vcc	V
				0.7 Vcc	$2.7 \text{ V} \le \text{Vcc} < 4.0 \text{ V}$	0	_	0.45 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.35 Vcc	V
		Externa	l clock input	(XOUT)		0	_	0.4	V
OH(sum)	Peak sum output			pins IOH(peak)		_	_	-160	mA
Tor (Juli)	current		Cum or un	pino lon(poul)				100	
IOH(sum)	Average sum out	out "H"	Sum of all	pins IOH(avg)				-80	mA
IOH(sum)	current	put II	Sumorali	pins ion(avg)			_	-80	IIIA
	Peak output "H" c	urrent		oitu Lour				-10	mA
IOH(peak)	Реак оцриг п с	unent	Drive capa						
			Drive capa				—	-40	mA
IOH(avg)	Average output "I	<b>-</b> 1″	Drive capa			—	—	-5	mA
	current		Drive capa			—	—	-20	mA
IOL(sum)	Peak sum output	"L"	Sum of all	pins IOL(peak)			—	160	mA
	current		• • •						
IOL(sum)	Average sum out	put "L"	Sum of all	pins IOL(avg)				80	mΑ
	current								
OL(peak)	Peak output "L" c	urrent	Drive capa	city Low			—	10	mA
			Drive capa	city High			_	40	mA
IOL(avg)	Average output "L	"	Drive capa				_	5	mA
ioc(avg)	current	-	Drive capa				_	20	mA
f(XIN)	XIN clock input of	scillation			2.7 V ≤ Vcc ≤ 5.5 V	_		20	MHz
(///////		Sinction			$1.8 \text{ V} \le \text{Vcc} \le 3.3 \text{ V}$		<u> </u>	5	MHz
fOCO40M	M/hon used as the		auroa fan t'a	PC(3)	$1.6 V \le VCC < 2.7 V$ 2.7 V $\le Vcc \le 5.5 V$	32		40	MHz
	When used as the		ource for tin					-	
fOCO-F	fOCO-F frequenc	У			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	—	—	20	MHz
					$1.8~V \leq Vcc < 2.7~V$	—	—	5	MHz
_	System clock free	quency			$2.7~V \leq Vcc \leq 5.5~V$	_	_	20	MHz
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	—	—	5	MHz
	CPU clock freque	ency			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$		_	20	MHz
f(BCLK)	CPU clock frequency						+		MHz
f(BCLK)					$1.8 V \le VCC < 2.7 V$	—		5	111112
f(BCLK) tsu(PLL)	PLL frequency sy	mthesize	er stabilizatio	on wait time	$1.8 V \le Vcc < 2.7 V$ $4.0 V \le Vcc \le 5.5 V$	_		5	ms

Table 5.35	Recommended	Operating	Conditions (	(1)
------------	-------------	-----------	--------------	-----

1. Vcc = 1.8 to 5.5 V and T\_{opr} = –20 to 85 °C (N version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms. 3. fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 to 5.5 V.

4. Connect Vcc/AVcc for the UVcc pin input.



Symbol	Paramete		Conc	ditions		Standarc	l	Unit
Symbol	Falamete	I	Conc		Min.	Тур.	Max.	Offic
_	Resolution		Vref = AVCC			—	10	Bit
_	Absolute accuracy	10-bit mode	Vref = AVcc = 5.0 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	_	±3	LSB
			Vref = AVcc = 3.3 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	_	±5	LSB
			Vref = AVcc = 3.0 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	—	±5	LSB
			Vref = AVcc = 2.2 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	_	±5	LSB
		8-bit mode	Vref = AVcc = 5.0 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	_	±2	LSB
			Vref = AVcc = 3.3 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	_	±2	LSB
			Vref = AVcc = 3.0 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	_	±2	LSB
			Vref = AVCC = 2.2 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	—	±2	LSB
φAD	A/D conversion clock		$4.0 \text{ V} \leq \text{Vref} = \text{AVCC} \leq$	≤ 5.5 V <sup>(2)</sup>	2	—	20	MHz
			$3.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}^{(2)}$		2	—	16	MHz
			2.7 V ≤ Vref = AVCC ≤	≤ 5.5 V <sup>(2)</sup>	2	—	10	MHz
			2.2 V ≤ Vref = AVcc ≤	≤ 5.5 V <sup>(2)</sup>	2		5	MHz
_	Tolerance level impedan	се			—	3		kΩ
<b>t</b> CONV	Conversion time	10-bit mode	$V_{ref} = AV_{CC} = 5.0 V,$	φAD = 20 MHz	2.2			μS
		8-bit mode	$V_{ref} = AV_{CC} = 5.0 V,$	φAD = 20 MHz	2.2			μS
<b>t</b> SAMP	Sampling time		φAD = 20 MHz		0.8			μS
IVref	Vref current		Vcc = 5.0 V, XIN = f1	$I = \phi AD = 20 MHz$	_	45	_	μΑ
Vref	Reference voltage				2.2	—	AVcc	V
VIA	Analog input voltage <sup>(3)</sup>				0		Vref	V
OCVREF	On-chip reference voltag	e	$2 \text{ MHz} \leq \phi \text{AD} \leq 4 \text{ MH}$	lz	1.19	1.34	1.49	V

Table 5.50 A/D Converter Characteristics	Table 5.36	A/D Converter Characteristics
--	------------	-------------------------------

1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version), unless otherwise specified.

2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-currentconsumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

 When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



Symbol	Parameter	Condition		Unit			
Symbol	Parameter	Condition	Min.	Typ. Max.		Onit	
tSCL	SCL input cycle time		12tcyc + 600 (2)	_	—	ns	
<b>t</b> SCLH	SCL input "H" width		3tcyc + 300 (2)	_	—	ns	
tSCLL	SCL input "L" width		5tcyc + 500 (2)	_	—	ns	
tsf	SCL, SDA input fall time		—		300	ns	
tSP	SCL, SDA input spike pulse rejection time		—	_	1tcyc (2)	ns	
<b>t</b> BUF	SDA input bus-free time		5tcyc (2)	_	—	ns	
<b>t</b> STAH	Start condition input hold time		3tcyc (2)	_	—	ns	
<b>t</b> STAS	Retransmit start condition input setup time		3tcyc (2)	_	—	ns	
<b>t</b> STOP	Stop condition input setup time		3tcyc (2)		—	ns	
tSDAS	Data input setup time		1tcyc + 40 <sup>(2)</sup>	_	—	ns	
<b>t</b> SDAH	Data input hold time		10	_	—	ns	

1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version), unless otherwise specified.

2. 1tcyc = 1/f1(s)





Figure 5.30 I/O Timing of I<sup>2</sup>C bus Interface



# Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V, Topr = 25 °C)

## Table 5.58 External Clock Input (XOUT)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	_	ns	
twh(xout)	XOUT input "H" width	24	_	ns	
twl(xout)	XOUT input "L" width	24		ns	



# Figure 5.35 External Clock Input Timing Diagram when Vcc = 3 V

### Table 5.59TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	_	ns	
twh(traio)	TRAIO input "H" width	120	_	ns	
twl(traio)	TRAIO input "L" width	120	_	ns	



Figure 5.36 TRAIO Input Timing Diagram when Vcc = 3 V



Symbol	Dor	ameter	Conditi	<u></u>	S	Standard		Unit
Symbol	Fai	ameter	Condition		Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = -2 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity Low	Iон = -1 mA	Vcc - 0.5	_	Vcc	V
		XOUT		Іон = -200 μА	1.0	_	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 2 mA	—	_	0.5	V
			Drive capacity Low	IoL = 1 mA	—	_	0.5	V
		XOUT		IoL = 200 μA	—	_	0.5	V
VT+-VT-	Hysteresis NT0, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, RXD3, CLK0, CLK1, CLK2, CLK3, CTS2, SSI, SCL, SDA, SSO, SSCK, SCS			0.05	0.20		V	
		RESET			0.05	0.20	_	V
Ін	Input "H" current		VI = 2.2 V, VCC = 2.2	2 V	_		4.0	μA
lı∟	Input "L" current		VI = 0 V, VCC = 2.2 V		—		-4.0	μA
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 2.2 V		70	140	300	kΩ
Rfxin	Feedback resistance	XIN			_	0.3	—	MΩ
Vram	RAM hold voltage		During stop mode		1.8	_		V

Table 5.62	Electrical Characteristics (5) [1.8 V $\leq$ VCC $<$ 2.7 V]
------------	---

1. 1.8 V  $\leq$  Vcc < 2.7 V, T<sub>opr</sub> = -20 to 85 °C (N version), and f(XIN) = 5 MHz, unless otherwise specified.



**REVISION HISTORY** 

R8C/3MU Group, R8C/3MK Group Datasheet

Rev.	Date		Description
		Page	Summary
			IDS0037EJ0100)
0.01	May 17, 2010	_	First Edition issued
0.02	Nov 08, 2010	All	Package code: "PWQN0040KB-A (previous code: 40PJS-A)" → "PWQN0040KB-B (previous code: 40PJS-B)"
		2	Table 1.1 I/O Ports, DTC revised LIN Module added
		3	Table 1.2 Package revised
		4	Table 1.3 revised Figure 1.1 revised
		5	Figure 1.2 LIN Module, Note 1 and 2 added
		6	Figure 1.3 revised
		7	Table 1.4 Part Number 25, 34, 38 revised
		8	Table 1.5 Serial interface revised
		13	Figure 3.1 "Part Number" revised
		15	Table 4.2 004Ah deleted
		16	Table 4.3 008Ch, 008Dh, 009Ch to 009Fh, 00BCh, 00BEh, 00BFh deleted
		20	Table 4.7 0186h deleted
		25	Table 4.12 2E02h, 2E03h deleted
		29	Package Dimensions added
1.00	Feb 25, 2011	All pages	"Preliminary", "Under development" deleted
		2	Table 1.1 DTC revised
		3	Table 1.2 revised
		4	Table 1.3, Figure 1.1 revised
		5	Figure 1.2 revised
		6	Figure 1.3 revised
		8	Table 1.5 revised
		13	3.1 revised, Figure 3.1 "Part Number" added
		15	Table 4.2 0041h revised
		16	Table 4.3 00BBh revised
		18	Table 4.5 0133h deleted
		20	Table 4.7 0181h revised
		25	Table 4.12 2E04h and 2E05h revised
		26	Table 4.132E40h and 2E41h revised2E32h, 2E33h, 2E42h, 2E43h, 2E6Eh and 2E6Fh deleted
		27	Table 4.14 2ED0h to 2EDBh deleted
		28	Table 4.15 2F04h, 2F11h and 2F13h deleted
		29 to 54	5. Electrical Characteristics added
• R8C/	3MK Group Dat	asheet (R01	DS0038EJ0100)
0.01	Jun 30, 2010	—	First Edition issued
0.02	Nov 08, 2010	All	Package code: "PWQN0040KB-A (previous code: 40PJS-A)" $\rightarrow$ "PWQN0040KB-B (previous code: 40PJS-B)"
		2	Table 1.1 I/O Ports, DTC revised LIN Module added

**REVISION HISTORY** 

R8C/3MU Group, R8C/3MK Group Datasheet

[				Description
Rev.	Date	Page		Summary
0.02	Nov 08, 2010	3	Table 1.2	A/D converter, Package revised
0.02		4	Table 1.3	"(D)"added
		•		Table 1.3, Figure 1.1 Package revised
		5	Figure 1.2	I/O Ports, A/D converter revised
				LIN Module added
		6	Figure 1.3	revised
		7	Table 1.4	Pin Number 2, 7, 9, 22 revised
		9	Table 1.6	USB "USB_OVRCURA" added
		14	Table 4.1	0026h "On-Chip Reference Voltage Control Register OCVREFCR 00h" added
		15	Table 4.2	004Ah deleted
		16	Table 4.3	00BBh "UART2 Special Mode Register 5 U2SMR5 XXh"
				added 00BDh "UART2 Special Mode Register 3 U2SMR3
		40	T.L. 4 5	000X0Xb2" added
		18	Table 4.5	0105h "LIN Control Register 2 LINCR2 00h" added 0106h "LIN Control Register LINCR 00h" added
				0107h "LIN Status Register LINST 00h" added
		25	Table 4.12	2E02h, 2E03h deleted
		29	Package Di	mensions added
1.00	Feb 25, 2011	All pages	"Preliminary	/", "Under development" deleted
		3	Table 1.2	revised
		4	Table 1.3, F	Figure 1.1 revised
		5	Figure 1.2	revised
		6	Figure 1.3	revised
		7	Table 1.4	revised
		9	Table 1.6	revised
		13	3.1 revised,	Figure 3.1 "Part Number" added
		14	Table 4.1	0026h revised
		15	Table 4.2	0041h revised
		16	Table 4.3	00BBh revised
		20	Table 4.7	0181h revised
		25		2E04h and 2E05h revised
		26	Table 4.13	2E40h to 2E43h revised
		27	Table 4.14	2ED2h to 2ED7h deleted
		28		2F04h, 2F11h and 2F13h deleted, 2F10h added
		29 to 56	5. Electrical	Characteristics added

#### Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
  "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
  designed for life support.
- \*Specific\*: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and mafunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and mafunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



#### SALES OFFICES

#### **Renesas Electronics Corporation**

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-4000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +486-12-4877-71818, Fax: +486-21-6877-71819, Fax: +486-21-6877-71818, Fax: +486-21-6876-71884 Renesas Electronics Taiwan Co., Ltd. 11 Faybourf: Faybourd, Fax: +480-21-685-6776 Renesas Electronics Korea Co., Ltd. 11F, Samik Lavied' on Billog, 720-2 Veoksam-Dong, Kangnam-Ku, Seoul 135-080, Ko