

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Last Time Buy
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART, USB
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	30
Program Memory Size	64KB (64K x 8)
rogram Memory Type	FLASH
EPROM Size	-
RAM Size	8K x 8
oltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Oata Converters	-
Oscillator Type	Internal
perating Temperature	-20°C ~ 85°C (TA)
Nounting Type	Surface Mount
ackage / Case	40-WFQFN Exposed Pad
Supplier Device Package	40-HWQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213m8unnp-w0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Product List

Tables 1.4 and 1.5 list Product List for Each Group. Figures 1.1 and 1.2 show a Part Number, Memory Size, and Package of Each Group.

Table 1.4 Product List for R8C/3MU Group

Current of Jun 2011

	ROM Capacity		RAM					
Part No.	Program ROM	Data flash	l I Package Ivpe I F		Rem	Remarks		
R5F213M6UNNP	32 Kbytes	1 Kbyte × 4	4 Kbytes	PWQN0040KB-B	N version			
R5F213M8UNNP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PWQN0040KB-B				
R5F213M6UNXXXNP	32 Kbytes	1 Kbyte × 4	4 Kbytes	PWQN0040KB-B	N version	Factory		
R5F213M8UNXXXNP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PWQN0040KB-B		programming product (1)		

Note:

1. The user ROM is programmed before shipment.




Figure 1.1 Part Number, Memory Size, and Package of R8C/3MU Group




Figure 1.4 Block Diagram of R8C/3MK Group

1.4 Pin Assignment

Figures 1.5 and 1.6 show Pin Assignment (Top View) of Each Group. Table 1.6 outlines the Pin Name Information by Pin Number.




Figure 1.5 Pin Assignment (Top View) of R8C/3MU Group

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.15 list the special function registers. Table 4.16 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h	register	Gymson	7 ittel Tteset
0001h			
0002h			
0002h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Ch	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Neset Negister Watchdog Timer Start Register	WDTS	XXh
000En	Watchdog Timer Start Register Watchdog Timer Control Register	WDTC	00111111b
0010h	Watchdog Timer Control Register	WDIC	001111110
0010H			
0012h 0013h			
0013h 0014h			
	High Speed On Chip Oscillator Control Benister 7	LDA7	When objects
0015h	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh	Count Course Destantian Made Desister	COPP	001-
001Ch	Count Source Protection Mode Register	CSPR	00h
			10000000b (3)
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA5	When shipping
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When shipping
002Ch			
002Dh			
002Eh			
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
0030h	Voltage Monitor Circuit Control Register	CMPA	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h			
0033h	Voltage Detect Register 1	VCA1	00001000b
0034h	Voltage Detect Register 2	VCA2	00h ⁽⁴⁾
			00100000b (5)
0035h			-
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0037h		-	-
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b (4)
	3		1100X011b (5)
0039h	Voltage Monitor 1 Circuit Control Register	VW1C	10001010b
003311	Vollage Monitor i Oneut Control Negister	VVVIC	100010100

X: Undefined

- 1. The blank areas are reserved and cannot be accessed by users.
- 2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
- 3. The CSPROINI bit in the OFS register is set to 0.
- 4. The LVDAS bit in the OFS register is set to 1.
- 5. The LVDAS bit in the OFS register is set to 0.



Table 4.7 SFR Information (7) (1)

			1 A6 D
Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h			
0185h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh			
		INITOD	0.01
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h	<u> </u>		
0191h		+	
		1	1
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFh
0195h	SS Transmit Data Register H (2)	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H ⁽²⁾	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL / ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2/SAR	00h
019Eh	<u> </u>		
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			İ
01A6h			
01A7h			
01A8h			
01A9h			
01AAh		+	+
		1	1
01ABh		<u> </u>	
01ACh		1	
01ADh		1	
		+	+
01AEh			
01AFh			
01B0h			
01B1h		1	
	Clash Mamary Status Degister	FOT	10000V00h
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h		<u> 1 </u>	
01B4h	Flash Memory Control Register 0	FMR0	00h
	Flash Memory Control Register 1	FMR1	00h
01 B 5 h	I lasti Memory Control Register 1		
01B5h	Flack Manager Control Danieton C	I F 1/1 W ' /	00h
01B6h	Flash Memory Control Register 2	FMR2	
	Flash Memory Control Register 2	TWINZ	
01B6h 01B7h	Flash Memory Control Register 2	TIVITE	
01B6h 01B7h 01B8h	Flash Memory Control Register 2	TIVITE	
01B6h 01B7h 01B8h 01B9h	Flash Memory Control Register 2	TIVITYZ	
01B6h 01B7h 01B8h	Flash Memory Control Register 2	TIVINZ	
01B6h 01B7h 01B8h 01B9h 01BAh	Flash Memory Control Register 2	TIVINZ	
01B6h 01B7h 01B8h 01B9h 01BAh 01BBh	Flash Memory Control Register 2	TIVINZ	
01B6h 01B7h 01B8h 01B9h 01BAh 01BBh 01BCh	Flash Memory Control Register 2	I WINZ	
01B6h 01B7h 01B8h 01B9h 01BAh 01BBh 01BCh 01BDh	Flash Memory Control Register 2	TWINZ	
01B6h 01B7h 01B8h 01B9h 01BAh 01BBh 01BCh 01BDh	Flash Memory Control Register 2	1 WINZ	
01B6h 01B7h 01B8h 01B9h 01BAh 01BBh 01BCh 01BDh	Flash Memory Control Register 2	1 WINZ	

X: Undefined

^{1.} The blank areas are reserved and cannot be accessed by users.

^{2.} Selectable by the IICSEL bit in the SSUIICSR register.

Table 4.8 SFR Information (8) (1)

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h	. •		XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h	Address Materiant Enable Register 1	ALEKT	0011
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CEn 01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h	Pull-Up Control Register 2	PUR2	00h
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	. S Silvo oupdoity control register	1 IDIGIC	
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h	Drive Capacity Control Register 2	DRR2	00h
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT0	00h
01F6h	Input Threshold Control Register 1 Input Threshold Control Register 2	VLT1	00h
	Comparator P Control Pagister C		l .
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h	Fritannal Innext Frankla Danistan C	INITENI	LOOK-
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
	Key Input Enable Register 0	KIEN	00h
01FEh 01FFh	resy input Enable register s	L	

X: Undefined

Note:

The blank areas are reserved and cannot be accessed by users.

Table 4.15 SFR Information (15) (1)

2F00h	Address	Register	Symbol	After Reset
2F02h PLL Control Register PLDIV 00001100b 2F03h PLL Division Control Register PLDIV 00001011b 2F05h 2F05h 2F06h 2F07h 2F08h 2F08h 2F08h 2F08h 2F00h 2F0Dh 2F0Ph 2F0Ph 2F10h USB Pin Select Register 0 USBR0 2F13h 2F14h 2F14h 2F15h 2F17h <		USB Module Control Register		
2F03h		PLL Control Register 0		
2F03h	2F02h	PLL Control Register 1	PLC1	00001100b
2F05h 2F06h 2F07h 2F08h 2F08h 2F09h 2F0Ah 2F0Ah 2F0Ch 2F0Ch 2F0Ch 2F10h 2F10h 2F11h 2F12h 2F12h 2F13h 2F14h 2F15h		PLL Division Control Register	PLDIV	00001011b
2F06h 2F07h 2F08h 2F09h 2F09h 2F0Ah 2F0Bh 2F0Ch 2F0Dh 2F0Ch 2F0Dh 2F10h 2F10h 2F10h 2F11h 2F11h 2F12h 2F13h 2F14h 2F15h 2F15h 2F18h				
2F07h 2F08h 2F09h 2F0Ah 2F0Bh 2F0Bh 2F0Bh 2F0Dh 2F0Ch 2F0Ch 2F0Ch 2F1Dh 2F11h 2F12h 2F12h 2F13h 2F13h 2F14h 2F15h 2F15h 2F16h 2F16h 2F17h 2F18h 2F18h 2F18h 2F18h 2F18h 2F18h 2F18h 2F18h 2F18h 2F1Bh	2F05h			
2F08h 2F09h 2F0Bh 2F0Bh 2F0Ch 2F0Ch 2F0Dh 2F0Eh 2F10h 2F10h 2F10h 2F11h 2F12h 2F12h 2F13h 2F14h 2F15h 2F15h 2F16h 2F16h 2F17h 2F18h 2F18h 2F18h 2F18h 2F18h 2F18h 2F18h 2F1Ch 2F1Ch 2F1Ch 2F1Ch 2F1Eh				
2F09h 2F0Ah 2F0Bh 2F0Ch 2F0Dh 2F0Fh 2F10h USB Pin Select Register 0 USBSR0 00h 2F11h 2F12h UART3 Pin Select Register U3SR 00h 2F13h 00h 2F14h 00h 2F15h 00h 2F16h 00h 2F17h 00h 2F18h 00h 2F19h 00h 2F19h 00h 2F10h 00h 2				
2F0Ah 2F0Bh 2F0Ch 2F0Dh 2F0Eh 2F0Fh 2F10h 2F11h 2F12h 2F13h 2F14h 2F15h 2F16h 2F16h 2F16h 2F16h 2F16h 2F16h 2F17h 2F18h				
2F0Bh				
2F0Ch 2F0Dh 2F0Eh 2F0Fh 2F10h USB Pin Select Register 0 USBSR0 00h 2F11h 2F12h UART3 Pin Select Register U3SR 00h 2F13h 2F14h 2F15h 2F16h 2F16h 2F17h 2F18h 2F18h 2F18h 2F19h 2F1Ah 2F1Bh 2F1Ch 2F1Dh 2F1Eh 2F1Fh :				
2F0Dh 2F0Fh 2F0Fh 2F10h USB Pin Select Register 0 USBSR0 00h 2F11h 2F12h UART3 Pin Select Register U3SR 00h 2F13h 2F14h 2F15h 2F16h 2F17h 2F18h 2F18h 2F19h 2F18h 2F19h 2F10h 2F1Bh 2F1Ch 2F1Dh 2F1Eh 2F1Fh :	-			
2F0Eh 2F0Fh 2F10h USB Pin Select Register 0 00h 2F11h USSR0 00h 2F12h UART3 Pin Select Register U3SR 00h 2F13h 00h 00h 00h 2F14h 00h <				
2F0Fh 2F10h USB Pin Select Register 0 00h 2F11h 00h 00h 2F12h UART3 Pin Select Register U3SR 00h 2F13h 00h 00h 2F14h 00h 00h 2F15h 00h 00h 2F16h 00h 00h 2F18h 00h 00h	-			
2F10h USB Pin Select Register 0 00h 2F11h UART3 Pin Select Register U3SR 00h 2F13h 2F14h 2F15h 2F17h 2F18h 2F19h 2F1Bh 2F1Dh 2F1Eh 2F1Fh				
2F11h 2F12h UART3 Pin Select Register U3SR 00h 2F13h 00h 00h 00h 2F13h 00h 00h 00h 2F14h 00h 00h 00h 2F14h 00h 00h 00h 2F15h 00h 00h 00h 2F15h 00h 00h 00h 2F16h 00h 00h 00h 2F18h 00h 00h 00h 2F18h 00h 00h 00h 2F18h 00h 00h 00h 2F18h 00h 00h 00h 00h 2F18h 00h 00h <td></td> <td></td> <td></td> <td></td>				
2F12h UART3 Pin Select Register U3SR 00h 2F13h 2F14h 2F15h 2F16h 2F17h 2F18h 2F19h 2F18h 2F1Ch 2F1Dh 2F1Fh 2F1Fh		USB Pin Select Register 0	USBSR0	00h
2F13h 2F14h 2F15h 2F16h 2F17h 2F18h 2F18h 2F19h 2F1Ah 2F1Bh 2F1Bh 2F1Ch 2F1Dh 2F1Eh 2F1Eh 2F1Eh 2F1Eh				
2F14h 2F15h 2F16h 2F16h 2F17h 2F18h 2F19h 2F18h 2F19h 2F1Ah 2F1Bh 2F1Ch 2F1Bh 2F1Ch 2F1Dh 2F1Eh 2F1Eh		UART3 Pin Select Register	U3SR	00h
2F15h 2F16h 2F17h 2F17h 2F18h 2F19h 2F18h 2F10h 2F1Bh 2F1Ch 2F1Dh 2F1Eh 2F1Eh 2F1Eh 2F1Eh				
2F16h 2F17h 2F18h 2F19h 2F14h 2F1Bh 2F1Ch 2F1Ch 2F1Ch 2F1Ch 2F1Eh 2F1Eh 2F1Eh 2F1Eh				
2F17h 2F18h 2F19h 2F14h 2F1Bh 2F1Ch 2F1Ch 2F1Ch 2F1Ch 2F1Eh 2F1Eh 2F1Eh 2F1Eh				
2F18h				
2F19h 2F1Ah 2F1Bh 2F1Ch 2F1Ch 2F1Dh 2F1Eh 2F1Eh :				
2F1Ah 2F1Bh 2F1Ch 2F1Dh 2F1Eh 2F1Eh :				
2F1Bh				
2F1Ch				
2F1Dh				
2F1Eh				
2F1Fh :				
: 1				
: 2FFFh	2F1Fh			
2FFFh	:			
	2FFFh			

X: Undefined

Note

Table 4.16 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
:			Lar
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
: FFDFh	ID1		(Note 2)
:			•
FFE3h	ID2		(Note 2)
:	Lipo		I (NI=4= 0)
FFEBh	ID3		(Note 2)
FFEFh	ID4		(Note 2)
: FFF3h	TID5		(Note 2)
:	J - 1		,
FFF7h	ID6		(Note 2)
:			
FFFBh	ID7		(Note 2)
: FFFFh	Option Function Select Register	lofs	(Note 1)

Notes:

1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.

2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

^{1.} The blank areas are reserved and cannot be accessed by users.

Table 5.2 Recommended Operating Conditions (1)

Symbol		В	arameter		Conditions		Standard		Unit
•					Conditions	Min.	Тур.	Max.	
Vcc	Supply voltage		JSB function			3.0	5.0	5.5	V
			JSB function			1.8	5.0	5.5	V
UVcc	USB Supply	When L	JSB function	is used	Vcc = 3.0 to 3.6 V	_	Vcc (4)	_	V
	Voltage (When UVCC pin is input)	When U	JSB function	is not used	Vcc = 1.8 to 5.5 V	_	Vcc (4)	_	V
Vss	Supply voltage	•				_	0	_	V
VIH	Input "H" voltage	Other th	nan CMOS i	nput		0.8 Vcc	_	Vcc	V
		CMOS	Input level	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	_	Vcc	V
		input	switching	0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	_	Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	_	Vcc	V
			(I/O port)	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	_	Vcc	V
				0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	_	Vcc	V
				Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	_	Vcc	V
				0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	_	Vcc	V
		Externa	l clock input	(XOUT)		1.2	_	Vcc	V
VIL	Input "L" voltage		nan CMOS i			0	_	0.2 Vcc	V
		CMOS		Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.2 Vcc	V
		input	switching	0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.2 Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
			(I/O port)	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.4 Vcc	V
			, ,	0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0		0.3 Vcc	V
				0.0 100	$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0		0.2 Vcc	V
				Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0		0.55 Vcc	V
				0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0		0.45 Vcc	V
				0.7 700	1.8 V ≤ Vcc < 2.7 V	0		0.35 Vcc	V
		Evterna	I Il clock input	(YOUT)	1.0 V \(\sigma \) VCC \(\sigma \).7 V	0		0.33 vcc	V
IOH(sum)	Peak sum output			pins IOH(peak)		_	_	-160	mA
IOH(sum)	current Average sum out	put "H"	Sum of all	pins IOH(avg)		_	_	-80	mA
	current								
IOH(peak)	Peak output "H" of	current	Drive capa	city Low		_	_	-10	mΑ
			Drive capa	city High		_	_	-40	mΑ
IOH(avg)	Average output "l	H"	Drive capa	city Low		_	_	-5	mΑ
	current		Drive capa	city High		_	_	-20	mΑ
IOL(sum)	Peak sum output current	"L"		pins IOL(peak)		_	_	160	mA
IOL(sum)	Average sum out current	put "L"	Sum of all	pins IOL(avg)		_	_	80	mA
IOL(peak)	Peak output "L" o	urrent	Drive capa	city Low		_	_	10	mA
			Drive capa			_	_	40	mΑ
IOL(avg)	Average output "l	,,	Drive capa	, ,		_	_	5	mA
. •,	current		Drive capa			_	_	20	mA
f(XIN)	XIN clock input o	scillation		<u> </u>	2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
					1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
fOCO40M	When used as th	e count s	ource for tin	ner RC (3)	2.7 V ≤ Vcc ≤ 5.5 V	32	_	40	MHz
fOCO-F	fOCO-F frequence		· • · • · • · • · • · • · • · • · •	· ·•	2.7 V ≤ Vcc ≤ 5.5 V	_		20	MHz
		,			1.8 V ≤ Vcc < 2.7 V	_		5	MHz
_	System clock free	nuency			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
	System Glock Het	1401109			$1.8 \text{ V} \le \text{VCC} \le 3.3 \text{ V}$	_	_	5	MHz
f(BCLK)	CPU clock freque	ncv/			$2.7 \text{ V} \leq \text{VCC} \leq 2.7 \text{ V}$			20	MHz
(DOLK)	or o clock freque	люу			1.8 V ≤ VCC ≤ 3.3 V			5	MHz
tou/DLL\	PLL frequency sy	mthosiza	ar etabilizatio	on wait time	$1.8 \text{ V} \le \text{VCC} < 2.7 \text{ V}$ $4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$			2	
tsu(PLL)	in LL inequency Sy	mulesize	a sianiiiZa(iC	ni wan uille		_	_		ms
					2.7 V ≤ Vcc < 4.0 V	_		3	ms

- 1. Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85 °C (N version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.
- 3. fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 to 5.5 V.
- 4. Connect Vcc for the UVcc pin input.




Figure 5.1 Ports P0, P1, P3, P4, P6, P7 and P8 Timing Measurement Circuit

 Table 5.3
 Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Syllibol	Farameter	Condition		Тур.	Max.	Offit
Vref	IVREF1, IVREF3 input reference voltage		0	_	Vcc - 1.4	V
Vı	IVCMP1, IVCMP3 input voltage		-0.3	_	Vcc + 0.3	V
_	Offset		_	5	100	mV
t d	Comparator output delay time (2)	VI = Vref ± 100 mV	_	0.1	_	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	_	17.5	_	μА

- 1. VCC = 2.7 to 5.5 V and $T_{opr} = -20$ to 85 °C (N version), unless otherwise specified.
- 2. When the digital filter is disabled.

Table 5.11 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Cumbal	Parameter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Typ. Max. 40 44.0 3 36.864 40.550	Unit	
_	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V	36.0	40	44.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 1.8 V to 5.5 V	33.178	36.864	40.550	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V	28.8	32	35.2	MHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25 °C	_	0.5	3	ms
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25 °C	_	400	_	μА

- 1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.12 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Linit		
Symbol	Farameter	Condition	Min. Typ. Max. 60 125 250 kHz			
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25 °C	_	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25 °C	_	2	_	μА

Note:

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version), unless otherwise specified.

Table 5.13 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	ralametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on (2)		_	_	2,000	μS

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and $T_{opr} = 25$ °C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.16 Electrical Characteristics (1) [4.2 V \leq Vcc \leq 5.5 V]

Cumbal	Parameter		Condition		Standard			Unit
Symbol			Condition	Min.	Тур.	Max.	Unit	
Vон	Output "H"	Other than XOUT	Drive capacity High Vcc = 5 V	Iон = −20 mA	Vcc - 2.0	_	Vcc	V
	voltage		Drive capacity Low Vcc = 5 V	Iон = −5 mA	Vcc - 2.0	_	Vcc	V
		XOUT	Vcc = 5 V	IOH = -200 μA	1.0	_	Vcc	V
Vol	Output "L"	Other than XOUT	Drive capacity High Vcc = 5 V	IoL = 20 mA	_	_	2.0	V
	voltage		Drive capacity Low Vcc = 5 V	IoL = 5 mA	_	_	2.0	V
		XOUT	Vcc = 5 V	IOL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO,TRCIOA, TRCIOB, TRCIOC, TRCIOD, USB_VBUS, TRCTRG, TRCCLK, RXD0, RXD1, RXD2, RXD3, CLK0, CLK1, CLK2, CLK3, CTS2, SSI, SCL, SDA, SSO, SSCK, SCS			0.1	1.2		V
Іін	Input "H" cu		VI = 5 V, Vcc = 5.0 V		0		5.0	μА
III.	Input "L" cu		VI = 5 V, VCC = 5.0 V VI = 0 V, VCC = 5.0 V				-5.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, VCC = 5.0 V VI = 0 V, VCC = 5.0 V		25	50	100	kΩ
RfXIN	Feedback resistance	XIN	vi = 0 v, vcc = 3.0 v		_	0.3	_	MΩ
VRAM	RAM hold v	voltage	During stop mode		1.8	_	_	V

^{1.} $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$, $\text{Topr} = -20 \text{ to } 85 \,^{\circ}\text{C}$ (N version), and f(XIN) = 20 MHz, unless otherwise specified.

Table 5.29 Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V] (Topr = -20 to 85 °C (N version), unless otherwise specified.)

Symbol	Parameter	Condition		;	Unit		
Symbol	Faiaillelei	Condition		Min. Typ. Ma		Max.	Utill
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	2.2	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC=MSTTRC=1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	300	μΑ
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1		4	80	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5	_	μА
		Stop mode	XIN clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5	μА
			XIN clock off, Topr = 85 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0		15	_	μА




Figure 5.22 Ports P0, P1, P3, P4, P6, P7 and P8 Timing Measurement Circuit

Table 5.36 A/D Converter Characteristics

Symbol	Parameter		Cond	ditions		Standard		Unit
Symbol	i arameter				Min.	Тур.	Max.	Offic
l	Resolution		Vref = AVCC		_	_	10	Bit
	Absolute accuracy	10-bit mode	Vref = AVCC = 5.0 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	_	±3	LSB
			Vref = AVCC = 3.3 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	_	±5	LSB
			Vref = AVCC = 3.0 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	_	±5	LSB
			Vref = AVCC = 2.2 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	_	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	_	±2	LSB
			Vref = AVCC = 3.3 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	_	±2	LSB
			Vref = AVCC = 3.0 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	_	±2	LSB
			Vref = AVCC = 2.2 V	AN0, AN3 to AN7 input, AN8 to AN11 input	_	_	±2	LSB
φAD	A/D conversion clock	1	4.0 V ≤ Vref = AVCC ≤	≤ 5.5 V ⁽²⁾	2	_	20	MHz
			$3.2 \text{ V} \le \text{Vref} = \text{AVcc} \le 5.5 \text{ V}^{(2)}$		2	_	16	MHz
			2.7 V ≤ Vref = AVCC ≤	≤ 5.5 V ⁽²⁾	2	_	10	MHz
			$2.2 \text{ V} \le \text{Vref} = \text{AVCC} \le 5.5 \text{ V}$ (2)		2		5	MHz
_	Tolerance level impedance	ce contraction	1. 11100	-	_	3	_	kΩ
tconv	Conversion time	10-bit mode	Vref = AVCC = 5.0 V,	φAD = 20 MHz	2.2	_	_	μS
		8-bit mode	$V_{ref} = AV_{CC} = 5.0 V$,		2.2	_	_	μS
tsamp	Sampling time		φAD = 20 MHz		0.8			μS
lVref	Vref current		Vcc = 5.0 V, XIN = f	1 = φAD = 20 MHz	_	45	_	μА
Vref	Reference voltage				2.2	_	AVcc	V
VIA	Analog input voltage(3)				0	_	Vref	V
OCVREF	On-chip reference voltage	9	2 MHz ≤ φAD ≤ 4 MH	l z	1.19	1.34	1.49	V

- 1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version), unless otherwise specified.
- 2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.39 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions		Unit		
	Falameter	Conditions	Min.	Тур.	Max.	- Offic
_	Program/erase endurance (2)		1,000 (3)	_	_	times
_	Byte program time		_	80	500	μS
_	Block erase time		_	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	μS
_	Time from suspend until erase restart		_	_	30 + CPU clock × 1 cycle	μS
td(CMDRST -READY)	Time from when command is forcibly stopped until reading is enabled		-	=	30 + CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		0	_	60	°C
_	Data hold time (7)	Ambient temperature = 55 °C	20	_	_	year

- Notes:

 1. Vcc = 2.7 to 5.5 V and Topr = 0 to 60 °C, unless otherwise specified.
 - 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Cumbal	Parameter	Conditions		Unit			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Uiil	
_	Program/erase endurance (2)		10,000 (3)	_	_	times	
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	1500	μS	
_	Byte program time (program/erase endurance > 1,000 times)		_	300	1500	μS	
	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S	
1	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S	
td(SR-SUS)	Time delay from suspend request until suspend		_	1	5 + CPU clock × 3 cycles	ms	
	Interval from erase start/restart until following suspend request		0	1	_	μS	
	Time from suspend until erase restart		_	1	30 + CPU clock × 1 cycle	μS	
td(CMDRST -READY)	Time from when command is forcibly stopped until reading is enabled		-	=	30 + CPU clock × 1 cycle	μS	
_	Program, erase voltage		2.7	_	5.5	V	
_	Read voltage		1.8	_	5.5	V	
_	Program, erase temperature		-20		85	°C	
_	Data hold time (7)	Ambient temperature = 55 °C	20	_	_	year	

Table 5.40 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

- 1. Vcc = 2.7 to 5.5 V and $T_{opr} = -20$ to 85 °C (N version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.25 Time delay until Suspend

Timing Requirements of Synchronous Serial Communication Unit (SSU) **Table 5.48**

Cumbal	Symbol Parameter		Conditions		Unit		
Symbol			Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle time)		4	_	_	tcyc (2)
tHI	SSCK clock "H" width			0.4	_	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	_	0.6	tsucyc
trise	SSCK clock rising	Master		_	_	1	tcyc (2)
	time	Slave		_	_	1	μS
tFALL	SSCK clock falling time	Master		_	_	1	tcyc (2)
		Slave		_	_	1	μS
tsu	SSO, SSI data input setup time			100	_	_	ns
tH	SSO, SSI data input h	old time		1	_	_	tcyc (2)
tLEAD	SCS setup time	Slave		1tcyc + 50	_	_	ns
tlag	SCS hold time	Slave		1tcyc + 50	_	_	ns
top	SSO, SSI data output	delay time		_	_	1	tcyc (2)
tsa	SSI slave access time		2.7 V ≤ Vcc ≤ 5.5 V	_	_	1.5tcyc + 100	ns
				_	_	1.5tcyc + 200	ns
tor	SSI slave out open time		2.7 V ≤ Vcc ≤ 5.5 V	_	_	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	_	_	1.5tcyc + 200	ns

^{1.} Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version), unless otherwise specified. 2. 1tcyc = 1/f1(s)

Electrical Characteristics (3) [2.7 V \leq VCC < 4.2 V] **Table 5.56**

Symbol	Parameter		Condition		9	Unit		
Symbol					Min.	Тур.	Max.	Offit
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = −5 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity Low	Iон = −1 mA	Vcc - 0.5	_	Vcc	V
		XOUT		Ioн = -200 μA	1.0	_	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 5 mA	_	_	0.5	V
			Drive capacity Low	IoL = 1 mA	_	_	0.5	V
		XOUT		IOL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, USB_OVRCURA, USB_VBUS, TRCTRG, TRCCLK, ADTRG, RXDO, RXD1, RXD2, RXD3, CLK0, CLK1, CLK2, CLK3, CTS2, SSI, SCL, SDA, SSO, SSCK, SCS	Vcc = 3.0 V		0.1	0.4		V
		RESET	Vcc = 3.0 V		0.1	0.5		V
IIH	Input "H" current		VI = 3 V, Vcc = 3.0 V		_	_	4.0	μA
lıL	Input "L" current		VI = 0 V, VCC = 3.0 V		_		-4.0	μА
RPULLUP	Pull-up resistance	1	$V_1 = 0 \ V, \ V_{CC} = 3.0 \ V$	/	42	84	168	kΩ
RfXIN	Feedback resistance	XIN			1	0.3	_	ΜΩ
VRAM	RAM hold voltage		During stop mode		1.8	_	_	V

 ^{2.7} V ≤ Vcc < 4.2 V, Topr = -20 to 85 °C (N version), and f(XIN) = 10 MHz, unless otherwise specified.
 3.0 V ≤ VCC < 3.6 V for the USB associated pins.

Table 5.57 Electrical Characteristics (4) [2.7 V \leq Vcc < 3.3 V] (Topr = -20 to 85 °C (N version), unless otherwise specified.)

Symbol	Parameter	Condition			Standar	d	Unit
				/1		Max.	Cint
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	10	mA
	output pins are open, other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	7.5	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	4.0	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	390	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5	_	μА
		Stop mode	XIN clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА
			XIN clock off, Topr = 85 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	15	_	μА