# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	e200z6
Core Size	32-Bit Single-Core
Speed	112MHz
Connectivity	CANbus, EBI/EMI, Ethernet, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	256
Program Memory Size	3MB (3M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.35V ~ 1.65V
Data Converters	A/D 40x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	416-BBGA
Supplier Device Package	416-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5566mzp112r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Spec	Characteristic	Symbol	Min.	Max.	Unit
28	Maximum solder temperature <sup>11</sup> Lead free (Pb-free) Leaded (SnPb)	T <sub>SDR</sub>	_	260.0 245.0	°C
29	Moisture sensitivity level <sup>12</sup>	MSL	—	3	

Table 2. Absolute Maximum Ratings <sup>1</sup> (continued)

<sup>1</sup> Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond any of the listed maxima can affect device reliability or cause permanent damage to the device.

- <sup>2</sup> 1.5 V ± 10% for proper operation. This parameter is specified at a maximum junction temperature of 150 °C.
- <sup>3</sup> All functional non-supply I/O pins are clamped to  $V_{SS}$  and  $V_{DDE}$ , or  $V_{DDEH}$ .
- <sup>4</sup> AC signal overshoot and undershoot of up to ± 2.0 V of the input voltages is permitted for an accumulative duration of 60 hours over the complete lifetime of the device (injection current not limited for this duration).
- <sup>5</sup> Internal structures hold the voltage greater than -1.0 V if the injection current limit of 2 mA is met. Keep the negative DC voltage greater than -0.6 V on eTPUB[15] and SINB during the internal power-on reset (POR) state.
- <sup>6</sup> Internal structures hold the input voltage less than the maximum voltage on all pads powered by V<sub>DDEH</sub> supplies, if the maximum injection current specification is met (2 mA for all pins) and V<sub>DDEH</sub> is within the operating voltage specifications.
- <sup>7</sup> Internal structures hold the input voltage less than the maximum voltage on all pads powered by V<sub>DDE</sub> supplies, if the maximum injection current specification is met (2 mA for all pins) and V<sub>DDE</sub> is within the operating voltage specifications.
- <sup>8</sup> Total injection current for all pins (including both digital and analog) must not exceed 25 mA.
- <sup>9</sup> Total injection current for all analog input pins must not exceed 15 mA.
- <sup>10</sup> Lifetime operation at these specification limits is not guaranteed.
- <sup>11</sup> Moisture sensitivity profile per IPC/JEDEC J-STD-020D.

<sup>12</sup> Moisture sensitivity per JEDEC test method A112.

# 3.2 Thermal Characteristics

The shaded rows in the following table indicate information specific to a four-layer board.

### Table 3. MPC5566 Thermal Characteristics

Spec	MPC5566 Thermal Characteristic	Symbol	416 PBGA	Unit
1	Junction to ambient, natural convection (one-layer board) <sup>1, 2</sup>	$R_{ ext{ heta}JA}$	24	°C/W
2	Junction to ambient, natural convection (four-layer board 2s2p) <sup>1,3</sup>	$R_{ ext{ heta}JA}$	16	°C/W
3	Junction to ambient (@200 ft./min., one-layer board)	$R_{ ext{ heta}JMA}$	18	°C/W
4	Junction to ambient (@200 ft./min., four-layer board 2s2p)	$R_{ ext{ heta}JMA}$	13	°C/W
5	Junction to board (four-layer board 2s2p) <sup>4</sup>	$R_{ heta JB}$	8	°C/W
6	Junction to case <sup>5</sup>	$R_{ ext{ heta}JC}$	6	°C/W
7	Junction to package top, natural convection <sup>6</sup>	$\Psi_{JT}$	2	°C/W

<sup>1</sup> Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other board components, and board thermal resistance.

<sup>2</sup> Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

<sup>3</sup> Per JEDEC JESD51-6 with the board horizontal.

<sup>4</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

<sup>5</sup> Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.

<sup>6</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.



# 3.2.1 General Notes for Specifications at Maximum Junction Temperature

An estimation of the device junction temperature,  $T_{\mu}$ , can be obtained from the equation:

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$$

 $T_A$  = ambient temperature for the package (°C)

 $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The difference between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component
- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components are well separated
- Overall power dissipation on the board is less than  $0.02 \text{ W/cm}^2$

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.



# 3.7.1 Input Value of Pins During POR Dependent on V<sub>DD33</sub>

When powering up the device,  $V_{DD33}$  must not lag the latest  $V_{DDSYN}$  or RESET power pin ( $V_{DDEH6}$ ) by more than the  $V_{DD33}$  lag specification listed in Table 6, spec 8. This avoids accidentally selecting the bypass clock mode because the internal versions of PLLCFG[0:1] and RSTCFG are not powered and therefore cannot read the default state when POR negates.  $V_{DD33}$  can lag  $V_{DDSYN}$  or the RESET power pin ( $V_{DDEH6}$ ), but cannot lag both by more than the  $V_{DD33}$  lag specification. This  $V_{DD33}$  lag specification applies during power up only.  $V_{DD33}$  has no lead or lag requirements when powering down.

# 3.7.2 Power-Up Sequence (V<sub>RC33</sub> Grounded)

The 1.5 V V<sub>DD</sub> power supply must rise to 1.35 V before the 3.3 V V<sub>DDSYN</sub> power supply and the RESET power supply rises above 2.0 V. This ensures that digital logic in the PLL for the 1.5 V power supply does not begin to operate below the specified operation range lower limit of 1.35 V. Because the internal 1.5 V POR is disabled, the internal 3.3 V POR or the RESET power POR must hold the device in reset. Since they can negate as low as 2.0 V, V<sub>DD</sub> must be within specification before the 3.3 V POR and the RESET POR negate.



Figure 3. Power-Up Sequence (V<sub>RC33</sub> Grounded)

# 3.7.3 Power-Down Sequence (V<sub>RC33</sub> Grounded)

The only requirement for the power-down sequence with  $V_{RC33}$  grounded is if  $V_{DD}$  decreases to less than its operating range,  $V_{DDSYN}$  or the RESET power must decrease to less than 2.0 V before the  $V_{DD}$  power increases to its operating range. This ensures that the digital 1.5 V logic, which is reset only by an ORed POR and can cause the 1.5 V supply to decrease less than its specification value, resets correctly. See Table 6, footnote 1.



Spec	Characteristic	Symbol	Min	Max.	Unit
41	$V_{SSSYN}$ to $V_{SS}$ differential voltage	$V_{\rm SSSYN} - V_{\rm SS}$	-50	50	mV
42	$V_{RCVSS}$ to $V_{SS}$ differential voltage	$V_{RCVSS} - V_{SS}$	-50	50	mV
43	$V_{DDF}$ to $V_{DD}$ differential voltage	$V_{DDF} - V_{DD}$	-100	100	mV
43a	V <sub>RC33</sub> to V <sub>DDSYN</sub> differential voltage	$V_{RC33} - V_{DDSYN}$	-0.1	0.1 <sup>19</sup>	V
44	Analog input differential signal range (with common mode 2.5 V)	V <sub>IDIFF</sub>	-2.5	2.5	V
45	Operating temperature range, ambient (packaged)	$T_A = (T_L \text{ to } T_H)$	ΤL	Т <sub>Н</sub>	°C
46	Slew rate on power-supply pins			50	V/ms

### Table 9. DC Electrical Specifications (T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>) (continued)

<sup>1</sup> V<sub>DDE2</sub> and V<sub>DDE3</sub> are limited to 2.25–3.6 V only if SIU\_ECCR[EBTS] = 0; V<sub>DDE2</sub> and V<sub>DDE3</sub> have a range of 1.6–3.6 V if SIU\_ECCR[EBTS] = 1.

- $^{2}$  | V<sub>DDA0</sub> V<sub>DDA1</sub> | must be < 0.1 V.
- $^{3}$  V<sub>PP</sub> can drop to 3.0 V during read operations.
- <sup>4</sup> If standby operation is not required, connect V<sub>STBY</sub> to ground.
- <sup>5</sup> Applies to CLKOUT, external bus pins, and Nexus pins.
- <sup>6</sup> Maximum average RMS DC current.
- <sup>7</sup> Eight-way cache enabled (L1CSR0[CORG] = 0b0).
- <sup>8</sup> Average current measured on automotive benchmark.
- <sup>9</sup> Peak currents can be higher on specialized code.
- <sup>10</sup> High use current measured while running optimized SPE assembly code with all code and data 100% locked in cache (0% miss rate) with all channels of the eMIOS and eTPU running autonomously, plus the eDMA transferring data continuously from SRAM to SRAM. Higher currents are possible if an 'idle' loop that crosses cache lines is run from cache. Write code to avoid this condition.
- <sup>11</sup> Four-way cache enabled (L1CSR0[CORG] = 0b1) or (L1CSR0[CORG] = 0b0 with L1CSR0[WAM] = 0b1, L1CSR0[WID] = 0b1111, L1CSR0[AWID] = 0b1, and L1CSR0[AWDD] = 0b1).
- <sup>12</sup> The current specification relates to average standby operation after SRAM has been loaded with data. For power up current see Section 3.7, "Power-Up/Down Sequencing", Figure 2.
- <sup>13</sup> Power requirements for the V<sub>DD33</sub> supply depend on the frequency of operation, load of all I/O pins, and the voltages on the I/O segments. Refer to Table 11 for values to calculate the power dissipation for a specific operation.
- <sup>14</sup> Power requirements for each I/O segment are dependent on the frequency of operation and load of the I/O pins on a particular I/O segment, and the voltage of the I/O segment. Refer to Table 10 for values to calculate power dissipation for specific operation. The total power consumption of an I/O segment is the sum of the individual power consumptions for each pin on the segment.
- $^{15}$  Absolute value of current, measured at V<sub>IL</sub> and V<sub>IH</sub>.
- <sup>16</sup> Weak pullup/down inactive. Measured at V<sub>DDE</sub> = 3.6 V and V<sub>DDEH</sub> = 5.25 V. Applies to pad types: pad\_fc, pad\_sh, and pad\_mh.
- <sup>17</sup> Maximum leakage occurs at maximum operating temperature. Leakage current decreases by approximately one-half for each 8 °C to 12 °C, in the ambient temperature range of 50 °C to 125 °C. Applies to pad types: pad\_a and pad\_ae.
- $^{18}$  V\_{SSA} refers to both V\_{SSA0} and V\_{SSA1}  $\mid$  V\_{SSA0} V\_{SSA1}  $\mid$  must be < 0.1 V.
- <sup>19</sup> Up to 0.6 V during power up and power down.



### Table 12. FMPLL Electrical Specifications (continued)

Spec	Characteristic	Symbol	Minimum	Maximum	Unit
19	CLKOUT period jitter, measured at f <sub>SYS</sub> max: <sup>13, 14</sup> Peak-to-peak jitter (clock edge to clock edge) Long term jitter (averaged over a 2 ms interval)	C <sub>JITTER</sub>		5.0 0.01	% f <sub>CLKOUT</sub>
20	Frequency modulation range limit <sup>15</sup> (do not exceed f <sub>sys</sub> maximum)	C <sub>MOD</sub>	0.8	2.4	%f <sub>SYS</sub>
21	$ \begin{array}{l} ICO frequency \\ f_{ico} = [f_{ref\_crystal} \times (MFD + 4)] \div (PREDIV + 1) \\ f_{ico} = [f_{ref\_ext} \times (MFD + 4)] \div (PREDIV + 1) \end{array} $	f <sub>ico</sub>	48	f <sub>MAX</sub>	MHz
22	Predivider output frequency (to PLL)	f <sub>PREDIV</sub>	4	20 <sup>17</sup>	MHz

### $(V_{DDSYN} = 3.0-3.6 \text{ V}; V_{SS} = V_{SSSYN} = 0.0 \text{ V}; T_A = T_L \text{ to } T_H)$

<sup>1</sup> Nominal crystal and external reference values are worst-case not more than 1%. The device operates correctly if the frequency remains within ± 5% of the specification limit. This tolerance range allows for a slight frequency drift of the crystals over time. The designer must thoroughly understand the drift margin of the source clock.

<sup>2</sup> All internal registers retain data at 0 Hz.

<sup>3</sup> Up to the maximum frequency rating of the device (refer to Table 1).

<sup>4</sup> Loss of reference frequency is defined as the reference frequency detected internally, which transitions the PLL into self-clocked mode.

<sup>5</sup> The PLL operates at self-clocked mode (SCM) frequency when the reference frequency falls below f<sub>LOR</sub>. SCM frequency is measured on the CLKOUT ball with the divider set to divide-by-two of the system clock. NOTE: In SCM, the MFD and PREDIV have no effect and the RFD is bypassed.

<sup>6</sup> Use the EXTAL input high voltage parameter when using the FlexCAN oscillator in crystal mode (no quartz crystals or resonators). (V<sub>extal</sub> – V<sub>xtal</sub>) must be ≥ 400 mV for the oscillator's comparator to produce the output clock.

<sup>7</sup> Use the EXTAL input low voltage parameter when using the FlexCAN oscillator in crystal mode (no quartz crystals or resonators). (V<sub>xtal</sub> – V<sub>extal</sub>) must be ≥ 400 mV for the oscillator's comparator to produce the output clock.

<sup>8</sup> I<sub>xtal</sub> is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded.

<sup>9</sup> C<sub>PCB EXTAL</sub> and C<sub>PCB XTAL</sub> are the measured PCB stray capacitances on EXTAL and XTAL, respectively.

<sup>10</sup> This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR). From power up with crystal oscillator reference, the lock time also includes the crystal startup time.

<sup>11</sup> PLL is operating in 1:1 PLL mode.

 $^{12}$  V<sub>DDE</sub> = 3.0–3.6 V.

<sup>13</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>sys</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V<sub>DDSYN</sub> and V<sub>SSSYN</sub> and variation in crystal oscillator frequency increase the jitter percentage for a given interval. CLKOUT divider is set to divide-by-two.

<sup>14</sup> Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of (jitter + Cmod).

<sup>15</sup> Modulation depth selected must not result in  $f_{svs}$  value greater than the  $f_{svs}$  maximum specified value.

<sup>16</sup>  $f_{SVS} = f_{iCO} \div (2^{RFD}).$ 

<sup>17</sup> Maximum value for dual controller (1:1) mode is (f<sub>MAX</sub> ÷ 2) with the predivider set to 1 (FMPLL\_SYNCR[PREDIV] = 0b001).



Table 16 shows the FLASH\_BIU settings versus frequency of operation. Refer to the device reference manual for definitions of these bit fields.

Maximum Frequency (MHz)	APC	RWSC	wwsc	DPFEN <sup>2</sup>	IPFEN <sup>2</sup>	PFLIM <sup>3</sup>	BFEN <sup>4</sup>
Up to and including 82 MHz <sup>5</sup>	0b001	0b001	0b01	0b00 0b01 0b11	0b00 0b01 0b11	0b000 to 0b110	0b0 0b1
Up to and including 102 MHz <sup>6</sup>	0b001	0b010	0b01	0b00 0b01 0b11	0b00 0b01 0b11	0b000 to 0b110	0b0 0b1
Up to and including 135 MHz <sup>7</sup>	0b010	0b011	0b01	0b00 0b01 0b11	0b00 0b01 0b11	0b000 to 0b110	0b0 0b1
Up to and including 147 MHz <sup>8</sup>	0b011	0b100	0b01	0b00 0b01 0b11	0b00 0b01 0b11	0b000 to 0b110	0b0 0b1
Default setting after reset	0b111	0b111	0b11	0b00	0b00	0b000	0b0

Table 16. FLASH\_BIU Settings vs. Frequency of Operation <sup>1</sup>

<sup>1</sup> Illegal combinations exist. Use entries from the same row in this table.

<sup>2</sup> For maximum flash performance, set to 0b11.

<sup>3</sup> For maximum flash performance, set to 0b110.

<sup>4</sup> For maximum flash performance, set to 0b1.

<sup>5</sup> 82 MHz parts allow for 80 MHz system clock + 2% frequency modulation (FM).

<sup>6</sup> 102 MHz parts allow for 100 MHz system clock + 2% FM.

<sup>7</sup> 135 MHz parts allow for 132 MHz system clock + 2% FM.

<sup>8</sup> 147 MHz parts allow for 144 MHz system clock + 2% FM.

# 3.12 AC Specifications

# 3.12.1 Pad AC Specifications

Table 17. Pad AC Specifications ( $V_{DDEH}$  = 5.0 V,  $V_{DDE}$  = 1.8 V) <sup>1</sup>

Spec	Pad	SRC / DSC (binary)	Out Delay <sup>2, 3, 4</sup> (ns)	Rise / Fall <sup>4, 5</sup> (ns)	Load Drive (pF)
		11	26	15	50
	Slow high voltage (SH)	11	82	60	200
1		01	75	40	50
1	Slow high voltage (Sh)	01	137	80	200
		00	377	200	50
		00	476	260	200



Spec	Characteristic	Symbol	Min.	Max.	Unit
12	TCK falling-edge to output valid out of high impedance	t <sub>BSDVZ</sub>		50	ns
13	TCK falling-edge to output high impedance (Hi-Z)	t <sub>BSDHZ</sub>		50	ns
14	Boundary scan input valid to TCK rising-edge	t <sub>BSDST</sub>	50	—	ns
15	TCK rising-edge to boundary scan input invalid	t <sub>BSDHT</sub>	50	—	ns

Table 20. JTAG Pin AC Electrical Characteri	stics <sup>1</sup> (continued)
---	--------------------------------

<sup>1</sup> These specifications apply to JTAG boundary scan only. JTAG timing specified at:  $V_{DDE} = 3.0-3.6$  V and  $T_A = T_L$  to  $T_H$ . Refer to Table 21 for Nexus specifications.



Figure 6. JTAG Test Clock Input Timing





Figure 9. JTAG Boundary Scan Timing



# 3.13.4 External Bus Interface (EBI) Timing

Table 22 lists the timing information for the external bus interface (EBI).

	Characteristic		External Bus Frequency <sup>2, 3</sup>									
Spec	and	Symbol	40 M	ИНz	56 N	ЛНz	67 I	MHz	72 MHz		Unit	Notes
	Description		Min	Max	Min	Max	Min	Max	Min	Max		
1	CLKOUT period	T <sub>C</sub>	25.0	_	17.9		15.2	_	13.3		ns	Signals are measured at 50% V <sub>DDE</sub> .
2	CLKOUT duty cycle	t <sub>CDC</sub>	45%	55%	45%	55%	45%	55%	45%	55%	Τ <sub>C</sub>	
3	CLKOUT rise time	t <sub>CRT</sub>	_	4	_	4	_	4	_	4	ns	
4	CLKOUT fall time	t <sub>CFT</sub>	_	<sup>4</sup>	_	_4	_	_4	_	4	ns	
5	CLKOUT positive edge to output signal <i>invalid</i> or Hi-Z (hold time) External bus interface CS[0:3] ADDR[8:31] DATA[0:31] BDIP BG <sup>5</sup> BR <sup>7</sup> BB OE RD_WR TA TEA TS TSIZ[0:1] WE/BE[0:3]	t <sub>сон</sub>	1.0 <sup>6</sup> 1.5	_	1.0 <sup>6</sup> 1.5		1.0 <sup>6</sup> 1.5	_	1.0 <sup>6</sup> 1.5		ns	EBTS = 0 EBTS = 1 Hold time selectable via SIU_ECCR [EBTS] bit.
	CLKOUT positive edge to output signal <i>invalid</i> or Hi-Z (hold time) Calibration bus interface CAL_CS[0:3] CAL_ADDR[9:30] CAL_DATA[0:15] CAL_OE CAL_RD_WR CAL_TS CAL_WE/BEI0:11	t <sub>ссон</sub>	1.0 <sup>6</sup> 1.5		1.0 <sup>6</sup> 1.5		1.0 <sup>6</sup> 1.5	_	1.0 <sup>6</sup> 1.5	_	ns	EBTS = 0 EBTS = 1 Hold time selectable via SIU_ECCR [EBTS] bit.

### Table 22. Bus Operation Timing <sup>1</sup>



	Characteristic		External Bus Frequency <sup>2, 3</sup>									
Spec	and	Symbol	40 I	MHz	56 I	MHz	67	MHz	72	MHz	Unit	Notes
	Description		Min	Мах	Min	Мах	Min	Мах	Min	Мах		
7a	Input signal valid to CLKOUT positive edge (setup time) Calibration bus interface CAL_ADDR[9:30] CAL_DATA[0:15] CAL_RD_WR CAL_TS	tccis	11.0	_	8.0		6.0		4.0		ns	
8	CLKOUT positive edge to input signal invalid (hold time) External bus interface ADDR[8:31] DATA[0:31] BG <sup>7</sup> BR <sup>5</sup> BB RD_WR TA TEA TS TSIZ[0:1]	t <sub>CIH</sub>	1.0		1.0		1.0		1.0		ns	
	CLKOUT positive edge to input signal invalid (hold time) Calibration bus interface CAL_ADDR[9:30] CAL_DATA[0:15] CAL_RD_WR CAL_TS	t <sub>ссін</sub>	1.0		1.0		1.0	_	1.0	_	ns	

### Table 22. Bus Operation Timing <sup>1</sup>

<sup>1</sup> EBI timing specified at  $V_{DDE}$  = 1.6–3.6 V (unless stated otherwise),  $T_A$  =  $T_L$  to  $T_H$ , and CL = 30 pF with DSC = 0b10.

<sup>2</sup> Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM): 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; 135 MHz parts allow for 132 MHz system clock + 2% FM; and 147 MHz parts allow for 144 MHz system clock + 2% FM.

<sup>3</sup> The external bus is limited to half the speed of the internal bus.

<sup>4</sup> Refer to fast pad timing in Table 17 and Table 18 (different values for 1.8 V and 3.3 V).

<sup>5</sup> Internal arbitration.

<sup>6</sup> EBTS = 0 timings are tested and valid at  $V_{DDE}$  = 2.25–3.6 V only; EBTS = 1 timings are tested and valid at  $V_{DDE}$  = 1.6–3.6 V.

<sup>7</sup> External arbitration.







6

MPC5566 Microcontroller Data Sheet, Rev. 3

 $V_{DDE} \div 2$ 

Output

signal



		1					r				1
Snoc	Charactoristic	Symbol	80	MHz	112	MHz	132	MHz	144	MHz	Unit
Spec	Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Onit
8	PCSS to PCSx time	t <sub>PASC</sub>	5	—	5	—	5	_	5	—	ns
9	Data setup time for inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) <sup>7</sup> Master (MTFE = 1, CPHA = 1)	t <sub>sui</sub>	20 2 4 20		20 2 3 20		20 2 6 20		20 2 7 20	   	ns ns ns ns
10	Data hold time for inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) <sup>7</sup> Master (MTFE = 1, CPHA = 1)	t <sub>HI</sub>	4 7 21 4	 	-4 7 14 -4	 	-4 7 12 -4	 	4 7 11 4		ns ns ns ns
11	Data valid (after SCK edge) Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	t <sub>suo</sub>		5 25 18 5	  	5 25 14 5	  	5 25 13 5	  	5 25 12 5	ns ns ns ns
12	Data hold time for outputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	t <sub>HO</sub>	5 5.5 8 5	 	-5 5.5 4 -5	 	-5 5.5 3 -5	  	-5 5.5 1 -5		ns ns ns ns

### Table 26. MPC5566 DSPI Timing <sup>1, 2</sup> (continued)

<sup>1</sup> All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types of S or SH have an additional delay based on the slew rate. DSPI timing is specified at  $V_{DDEH} = 3.0-5.25$  V,  $T_A = T_L$  to  $T_H$ , and CL = 50 pF with SRC = 0b11.

<sup>2</sup> Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and 135 MHz parts allow for 132 MHz system clock + 2% FM; and 147 MHz parts allow for 144 MHz system clock + 2% FM.

<sup>3</sup> The minimum SCK cycle time restricts the baud rate selection for the given system clock rate. These numbers are calculated based on two MPC55xx devices communicating over a DSPI link.

<sup>4</sup> The actual minimum SCK cycle time is limited by pad performance.

<sup>5</sup> The maximum value is programmable in DSPI\_CTARx[PSSCK] and DSPI\_CTARx[CSSCK].

<sup>6</sup> The maximum value is programmable in DSPI\_CTARx[PASC] and DSPI\_CTARx[ASC].

<sup>7</sup> This number is calculated using the SMPL\_PT field in DSPI\_MCR set to 0b10.





Figure 18. DSPI Classic SPI Timing—Master, CPHA = 0









Figure 20. DSPI Classic SPI Timing—Slave, CPHA = 0



Figure 21. DSPI Classic SPI Timing—Slave, CPHA = 1



# 3.13.9 eQADC SSI Timing

Spec	Rating	Symbol	Minimum	Typical	Maximum	Unit
2	FCK period ( $t_{FCK}$ = 1 ÷ $f_{FCK}$ ) <sup>1, 2</sup>	t <sub>FCK</sub>	2	—	17	$t_{\rm SYS\_CLK}$
3	Clock (FCK) high time	t <sub>FCKHT</sub>	t <sub>SYS_CLK</sub> – 6.5	—	$9\times(t_{SYS\_CLK}+6.5)$	ns
4	Clock (FCK) low time	t <sub>FCKLT</sub>	t <sub>SYS_CLK</sub> – 6.5	—	$8\times(t_{SYS\_CLK}+6.5)$	ns
5	SDS lead / lag time	t <sub>SDS_LL</sub>	-7.5	—	+7.5	ns
6	SDO lead / lag time	t <sub>SDO_LL</sub>	-7.5	—	+7.5	ns
7	EQADC data setup time (inputs)	t <sub>EQ_SU</sub>	22	—	_	ns
8	EQADC data hold time (inputs)	t <sub>EQ_HO</sub>	1	—	—	ns

Table 27. EQADC SSI Timing Characteristics

<sup>1</sup>  $\overline{SS}$  timing specified at V<sub>DDEH</sub> = 3.0–5.25 V, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, and CL = 25 pF with SRC = 0b11. Maximum operating frequency varies depending on track delays, master pad delays, and slave pad delays.

 $^2$  FCK duty cycle is not 50% when it is generated through the division of the system clock by an odd number.



Figure 27. EQADC SSI Timing



# 3.14 Fast Ethernet AC Timing Specifications

Media Independent Interface (MII) Fast Ethernet Controller (FEC) signals use transistor-to-transistor logic (TTL) signal levels compatible with devices operating at 3.3 V. The timing specifications for the MII FEC signals are independent of the system clock frequency (part speed designation).

# 3.14.1 MII FEC Receive Signal Timing FEC\_RXD[3:0], FEC\_RX\_DV, FEC\_RX\_ER, and FEC\_RX\_CLK

The receive functions correctly up to an FEC\_RX\_CLK maximum frequency of 25 MHz plus one percent. There is no minimum frequency requirement. The processor clock frequency must exceed four times the FEC\_RX\_CLK frequency.

Table 28 lists MII FEC receive channel timings.

Spec	Characteristic		Мах	Unit
1	FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER to FEC_RX_CLK setup	5	_	ns
2	FEC_RX_CLK to FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER hold	5	-	ns
3	FEC_RX_CLK pulse-width high	35%	65%	FEC_RX_CLK period
4	FEC_RX_CLK pulse-width low	35%	65%	FEC_RX_CLK period

Figure 28 shows MII FEC receive signal timings listed in Table 28.



Figure 28. MII FEC Receive Signal Timing Diagram



# 3.14.2 MII FEC Transmit Signal Timing FEC\_TXD[3:0], FEC\_TX\_EN, FEC\_TX\_ER, FEC\_TX\_CLK

The transmitter functions correctly up to the FEC\_TX\_CLK maximum frequency of 25 MHz plus one percent. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed twice the FEC\_TX\_CLK frequency.

The transmit outputs (FEC\_TXD[3:0], FEC\_TX\_EN, FEC\_TX\_ER) can be programmed to transition from either the rising- or falling-edge of TX\_CLK, and the timing is the same in either case. These options allow the use of non-compliant MII PHYs.

Refer to the Fast Ethernet Controller (FEC) chapter of the device reference manual for details of this option and how to enable it.

Table 29 lists MII FEC transmit channel timings.

Spec	Characteristic		Max	Unit
5	FEC_TX_CLK to FEC_TXD[3:0], FEC_TX_EN, FEC_TX_ER invalid	5		ns
6	FEC_TX_CLK to FEC_TXD[3:0], FEC_TX_EN, FEC_TX_ER valid	_	25	ns
7	FEC_TX_CLK pulse-width high	35%	65%	FEC_TX_CLK period
8	FEC_TX_CLK pulse-width low	35%	65%	FEC_TX_CLK period

Table 29. MII FEC Transmit Signal Timing

Figure 29 shows MII FEC transmit signal timings listed in Table 29.



Figure 29. MII FEC Transmit Signal Timing Diagram



# 3.14.3 MII FEC Asynchronous Inputs Signal Timing FEC\_CRS and FEC\_COL

Table 30 lists MII FEC asynchronous input signal timing.

### Table 30. MII FEC Asynchronous Inputs Signal Timing

Spec	Characteristic	Min.	Мах	Unit
9	FEC_CRS, FEC_COL minimum pulse width	1.5		FEC_TX_CLK period

Figure 30 shows MII FEC asynchronous input timing listed in Table 30.



Figure 30. MII FEC Asynchronous Inputs Timing Diagram

## 3.14.4 MII FEC Serial Management Channel Timing FEC\_MDIO and FEC\_MDC

Table 31 lists MII FEC serial management channel timing. The FEC functions correctly with a maximum FEC\_MDC frequency of 2.5 MHz.

Spec	Characteristic	Min.	Мах	Unit
10	FEC_MDC falling-edge to FEC_MDIO output invalid (minimum propagation delay)	0	—	ns
11	FEC_MDC falling-edge to FEC_MDIO output valid (maximum propagation delay)	_	25	ns
12	FEC_MDIO (input) to FEC_MDC rising-edge setup	10	—	ns
13	FEC_MDIO (input) to FEC_MDC rising-edge hold	0		ns
14	FEC_MDC pulse-width high	40%	60%	FEC_MDC period
15	FEC_MDC pulse-width low	40%	60%	FEC_MDC period

Table 31. MII FEC Serial Management Channel Timing

Figure 31 shows MII FEC serial management channel timing listed in Table 31.



### **Revision History for the MPC5566 Data Sheet**

### Table 35. Table and Figure Changes Between Rev. 0.0 and Rev. 1.0 (continued)

Location	Description of Changes
Table 2, Ab	solute Maximum Ratings:
	<ul> <li>Deleted Spec 3, "Flash core voltage."</li> <li>Spec 12 "DC Input Voltage": Deleted from second line'except for eTPUB15 and SINB (DSPI_B_SIN)' leaving V<sub>DDEH</sub> powered I/O pads. Deleted third line 'V<sub>DDEH</sub> powered by I/O pads (eTPUB15 and SINB), including the min. and max values of -0.3 and 6.5 respectively, and deleted old footnote 7.</li> <li>Spec 12 "DC Input Voltage": Added footnote 8 to second line "V<sub>DDE</sub> powered I/O pads" that reads: 'Internal structures hold the input voltage less than the maximum voltage on all pads powered by the V<sub>DDE</sub> supplies, if the maximum injection current specification is met (s mA for all pins) and V<sub>DDE</sub> is within the operating voltage specifications.</li> <li>Spec 14 column 2 changed: 'Vee differential voltage' to 'Vee to Veet differential voltage '</li> </ul>
	<ul> <li>Spec 14, column 2, changed: V<sub>SS</sub> differential voltage to V<sub>SS</sub> to V<sub>SSA</sub> differential voltage.</li> <li>Spec 15, column 2, changed: 'V<sub>DD</sub> differential voltage' to 'V<sub>DD</sub> to V<sub>DDA</sub> differential voltage.'</li> <li>Spec 21, Added the name of the spec, 'V<sub>RC33</sub> to V<sub>DDSYN</sub> differential voltage,' as well as the name and cross reference to Table 9, <i>DC Electrical Specifications</i>, to which the Spec was moved.</li> <li>Spec 28 "Maximum Solder Temperature": Added two subordinate lines: Lead free (PbFree) and Leaded (SnPb) with maximum values of 260 C and 245 C respectively.</li> <li>Footnote 1, added: 'any of' between 'beyond' and 'the listed maxima.'</li> <li>Deleted footnote 2: 'Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.'Spec 26 "Maximum Operating Temperature Range": replaced -40 C with T<sub>L</sub>.</li> </ul>
	• Footnote 6 (now footnote 5): Changed to the following sentence to the end, "Internal structures hold the input voltage greater than -1.0 V if the injection current limit of 2 mA is met. Keep the negative DC voltage greater than -0.6 V on eTPU[15] and on SINB during the internal power-on reset (POR) state."
Table 4, EN	II Testing Specifications:
	<ul> <li>Changed the maximum operating frequency to from 132 to f<sub>MAX</sub>.</li> <li>Footnote 2: Deleted 'Refer to Table 1 for the maximum operating frequency.'</li> </ul>



### **Revision History for the MPC5566 Data Sheet**

### Table 35. Table and Figure Changes Between Rev. 0.0 and Rev. 1.0 (continued)

Location	Description of Changes
Table 27, E	QADC SSI Timing Characteristics:
	<ul> <li>Deleted from table title '(Pads at 3.3 V or 5.0 V)'</li> <li>Deleted 1st line in table 'CLOAD = 25 pF on all outputs. Pad drive strength set to maximum.'</li> <li>Spec 1: FCK frequency removed.</li> <li>Combined footnotes 1 and 2, and moved the new footnote to Spec 2. Moved old footnote 3 that is now footnote 2 to Spec 2.</li> <li>Footnote 1, deleted 'V<sub>DD</sub> = 1.35–1.65 V' and 'V<sub>DD33</sub> and V<sub>DDSYN</sub> = 3.0–3.6 V.' Changed 'CL = 50 pF' to 'CL = 25 pF.'</li> <li>Footnote 2: added 'cycle' after 'duty' to read: FCK duty cycle is not 50% when</li> </ul>
Figure 35,	MPC5566 416 Package: Deleted the version number and date.