

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Not For New Designs
Core Processor	Н8/300Н
Core Size	16-Bit
Speed	25MHz
Connectivity	SCI, SmartCard
Peripherals	DMA, PWM, WDT
Number of I/O	70
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BFQFP
Supplier Device Package	100-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df3068f25v

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	6.2.9	Refresh Timer Control/Status Register (RTMCSR)	135
	6.2.10	Refresh Timer Counter (RTCNT)	136
	6.2.11	Refresh Time Constant Register (RTCOR)	137
	6.2.12	Address Control Register (ADRCR)	
6.3	Operati	on	139
	6.3.1	Area Division	139
	6.3.2	Bus Specifications	141
	6.3.3	Memory Interfaces	142
	6.3.4	Chip Select Signals	143
	6.3.5	Address Output Method	144
6.4	Basic B	Sus Interface	146
	6.4.1	Overview	146
	6.4.2	Data Size and Data Alignment	146
	6.4.3	Valid Strobes	147
	6.4.4	Memory Areas	148
	6.4.5	Basic Bus Control Signal Timing	150
	6.4.6	Wait Control	157
6.5	DRAM	Interface	159
	6.5.1	Overview	
	6.5.2	DRAM Space and RAS Output Pin Settings	159
	6.5.3	Address Multiplexing	160
	6.5.4	Data Bus	
	6.5.5	Pins Used for DRAM Interface	162
	6.5.6	Basic Timing	162
	6.5.7	Precharge State Control	164
	6.5.8	Wait Control	
	6.5.9	Byte Access Control and CAS Output Pin	166
	6.5.10	Burst Operation	168
	6.5.11	Refresh Control	174
	6.5.12	Examples of Use	178
	6.5.13	Usage Notes	183
6.6	Interval	Timer	186
	6.6.1	Operation	186
6.7	-	ot Sources	
6.8	Burst R	OM Interface	192
	6.8.1	Overview	192
	6.8.2	Basic Timing	192
	6.8.3	Wait Control	193
6.9	Idle Cy	cle	
	6.9.1	Operation	194



	6.9.2	Pin States in Idle Cycle	197
6.10	Bus Ar	biter	198
	6.10.1	Operation	198
6.11	Registe	r and Pin Input Timing	201
	6.11.1	Register Write Timing	201
	6.11.2	BREQ Pin Input Timing	202
a .	~ `		
		DMA Controller	
7.1		ew	
	7.1.1	Features	
	7.1.2	Block Diagram	
	7.1.3	Functional Overview	
	7.1.4	Input/Output Pins	
	7.1.5	Register Configuration	
7.2	Registe	r Descriptions (1) (Short Address Mode)	
	7.2.1	Memory Address Registers (MAR)	
	7.2.2	I/O Address Registers (IOAR)	209
	7.2.3	Execute Transfer Count Registers (ETCR)	210
	7.2.4	Data Transfer Control Registers (DTCR)	211
7.3	Registe	r Descriptions (2) (Full Address Mode)	
	7.3.1	Memory Address Registers (MAR)	214
	7.3.2	I/O Address Registers (IOAR)	214
	7.3.3	Execute Transfer Count Registers (ETCR)	215
	7.3.4	Data Transfer Control Registers (DTCR)	217
7.4	Operati	on	223
	7.4.1	Overview	223
	7.4.2	I/O Mode	225
	7.4.3	Idle Mode	227
	7.4.4	Repeat Mode	230
	7.4.5	Normal Mode	234
	7.4.6	Block Transfer Mode	237
	7.4.7	DMAC Activation	
	7.4.8	DMAC Bus Cycle	244
	7.4.9	Multiple-Channel Operation	
	7.4.10	External Bus Requests, DRAM Interface, and DMAC	
	7.4.11	NMI Interrupts and DMAC	
	7.4.12	Aborting a DMAC Transfer	
	7.4.13	Exiting Full Address Mode	
		DMAC States in Reset State, Standby Modes, and Sleep Mode	
7.5	Interrup	ots	256

2.3 Address Space

Figure 2.2 shows a simple memory map for the H8/3068F. The H8/300H CPU can address a linear address space with a maximum size of 64 kbytes in normal mode, and 16 Mbytes in advanced mode. For further details see section 3.6, Memory Map in Each Operating Mode.

The 1-Mbyte operating modes use 20-bit addressing. The upper 4 bits of effective addresses are ignored.



Figure 2.2 Memory Map





Figure 2.7 General Register Data Formats



Bits 6 to 4—Standby Timer Select 2 to 0 (STS2 to STS0): These bits select the length of time the CPU and on-chip supporting modules wait for the internal clock oscillator to settle when software standby mode is exited by an external interrupt.

When using a crystal oscillator, set these bits so that the waiting time will be at least 7 ms at the system clock rate.

For further information about waiting time selection, see section 20.4.3, Selection of Waiting Time for Exit from Software Standby Mode.

Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Description	
0	0	0	Waiting time = 8,192 states	(Initial value)
0	0	1	Waiting time = 16,384 states	
0	1	0	Waiting time = 32,768 states	
0	1	1	Waiting time = 65,536 states	
1	0	0	Waiting time = 131,072 states	
1	0	1	Waiting time = 262,144 states	
1	1	0	Waiting time = 1,024 states	
1	1	1	Illegal setting	

Bit 3—User Bit Enable (UE): Selects whether to use the UI bit in the condition code register as a user bit or an interrupt mask bit.

Bit 3 UE Description 0 UI bit in CCR is used as an interrupt mask bit 1 UI bit in CCR is used as a user bit

Bit 2-NMI Edge Select (NMIEG): Selects the valid edge of the NMI input.

Bit 2 NMIEG	Description	
0	An interrupt is requested at the falling edge of NMI	(Initial value)
1	An interrupt is requested at the rising edge of NMI	

7.4.12 Aborting a DMAC Transfer

When the DTE bit in an active channel is cleared to 0, the DMAC halts after transferring the current byte or word. The DMAC starts again when the DTE bit is set to 1. In full address mode, the DTME bit can be used for the same purpose. Figure 7.22 shows the procedure for aborting a DMAC transfer by software.



Figure 7.22 Procedure for Aborting a DMAC Transfer



becomes an output port if the corresponding bit of $P6_6DDR$ to $P6_0DDR$ is set to 1, and an input port if this pin is cleared to 0.

P6DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P6DDR is initialized to H'80 by a reset and in hardware standby mode. In software standby mode it retains its previous setting. Therefore, if a transition is made to software standby mode while port 6 is functioning as an input/output port and a P6DDR bit is set to 1, the corresponding pin maintains its output state.

Port 6 Data Register (P6DR): P6DR is an 8-bit readable/writable register that stores output data for port 6. When port 6 functions as an output port, the value of this register is output. For bit 7, a value of 1 is returned if the bit is read while the PSTOP bit in MSTCRH is cleared to 0, and the P67 pin logic level is returned if the bit is read while the PSTOP bit is set to 1. Bit 7 cannot be modified. For bits 6 to 0, the pin logic level is returned if the bit is returned if the bit is read while the corresponding bit in P6DDR is cleared to 0, and the P6DR value is returned if the bit is read while the corresponding bit in P6DDR is set to 1.

Bit	7	6	5	4	3	2	1	0
	P6 ₇	P6 ₆	P6 ₅	P64	P63	P6 ₂	P6 ₁	P6 ₀
Initial value	1	0	0	0	0	0	0	0
Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Port 6 data 7 to 0 These bits store data for port 6 pins								

P6DR is initialized to H'80 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

When the refresh enable bit (RFSHE) in DRCRA is set to 1, $P8_0$ is used for \overline{RFSH} output. When RFSHE is cleared to 0, $P8_0$ becomes an input/output port according to the P8DDR setting. For details see table 8.14.

Mode 6 and 7 (Single-Chip Mode): Port 8 is a generic input/output port. A pin in port 8 becomes an output port if the corresponding P8DDR bit is set to 1, and an input port if this bit is cleared to 0.

P8DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P8DDR is initialized to H'F0 in modes 1 to 4, and to H'E0 in modes 5 to 7, by a reset and in hardware standby mode. In software standby mode P8DDR retains its previous setting. Therefore, if a transition is made to software standby mode while port 8 is functioning as an input/output port and a P8DDR bit is set to 1, the corresponding pin maintains its output state.

Port 8 Data Register (P8DR): P8DR is an 8-bit readable/writable register that stores output data for port 8. When port 8 functions as an output port, the value of this register is output. When a bit in P8DDR is set to 1, if port 8 is read the value of the corresponding P8DR bit is returned. When a bit in P8DDR is cleared to 0, if port 8 is read the corresponding pin logic level is read.

Bits 7 to 5 are reserved. They are fixed at 1, and cannot be modified.



P8DR is initialized to H'E0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.



Pin Pin Functions and Selection Method

 PB1/TP9/
 Bits OIS3/2 and OS1/0 in 8TCSR1, bits CCLR1 and CCLR0 in TCR1, bit CS6E in CSCR, bit NDER9 in

 TMIO₁/
 NDERB, and bit PB1DDR select the pin function as follows.

 DREQ_/CS6

OIS3/2 and OS1/0		All 0				
CS6E		0	1	—		
PB₁DDR	0	1	1	-	—	
NDER9	—	0	1	-	_	
Pin function	PB₁ input	PB ₁ output	TP ₉ output	CS ₆ output	TMIO ₁ output	
	TMIO ₁ input* ¹					
		\overline{DREQ}_0 input ^{*2}				

Notes: 1. $TMIO_1$ input when CCLR1 = CCLR0 = 1.

 When an external request is specified as a DMAC activation source, DREQ₀ input regardless of bits OIS3/2 and OS1/0, bits CCLR1/0, bit CS6E, bit NDER9, and bit PB₁DDR.

 $PB_0/TP_{s}/$ Bits OIS3/2 and OS1/0 in 8TCSR0, bit CS7E in CSCR, bit NDER8 in NDERB, and bit PB_0DDR select the pin $TMO_0/\overline{CS_7}$ function as follows.

OIS3/2 and OS1/0		All 0				
CS7E		0	1	_		
PB₀DDR	0 1 1			_	_	
NDER8	—	0	1	—	_	
Pin function	PB ₀ input	PB ₀ output	TP ₈ output	CS ₇ output	TMO ₀ output	



Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Function	
0	0	0	Internal clock: ø	(Initial value)
		1	Internal clock:	
	1	0	Internal clock:	
		1	Internal clock: ø/8	
1	0	0	External clock A: TCLKA input	
		1	External clock B: TCLKB input	
	1	0	External clock C: TCLKC input	
		1	External clock D: TCLKD input	

Bits 2 to 0—Timer Prescaler 2 to 0 (TPSC2 to TPSC0): These bits select the counter clock source.

When bit TPSC2 is cleared to 0 an internal clock source is selected, and the timer counts only falling edges. When bit TPSC2 is set to 1 an external clock source is selected, and the timer counts the edges selected by bits CKEG1 and CKEG0.

When channel 2 is set to phase counting mode (MDF = 1 in TMDR), the settings of bits TPSC2 to TPSC0 in 16TCR2 are ignored. Phase counting takes precedence.

12.2 Register Descriptions

12.2.1 Timer Counter (TCNT)

TCNT is an 8-bit readable and writable up-counter.



Note: TCNT is write-protected by a password. For details see section 12.2.4, Notes on Register Access.

When the TME bit is set to 1 in TCSR, TCNT starts counting pulses generated from an internal clock source selected by bits CKS2 to CKS0 in TCSR. When the count overflows (changes from H'FF to H'00), the OVF bit is set to 1 in TCSR. TCNT is initialized to H'00 by a reset and when the TME bit is cleared to 0.

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
2	0.5000	31250
2.097152	0.5243	32768
2.4576	0.6144	38400
3	0.7500	46875
3.6864	0.9216	57600
4	1.0000	62500
4.9152	1.2288	76800
5	1.2500	78125
6	1.5000	93750
6.144	1.5360	96000
7.3728	1.8432	115200
8	2.0000	125000
9.8304	2.4576	153600
10	2.5000	156250
12	3.0000	187500
12.288	3.0720	192000
14	3.5000	218750
14.7456	3.6864	230400
16	4.0000	250000
17.2032	4.3008	268800
18	4.5000	281250
20	5.0000	312500

 Table 13.6
 Maximum Bit Rates with External Clock Input (Asynchronous Mode)

Switching from SCK Pin Function to Port Pin Function:

- Problem in Operation: When switching the SCK pin function to the output port function (high-level output) by making the following settings while DDR = 1, DR = 1, C/A = 1, CKE1 = 0, CKE0 = 0, and TE = 1 (synchronous mode), low-level output occurs for one half-cycle.
- 1. End of serial data transmission
- 2. TE bit = 0
- 3. C/\overline{A} bit = 0 ... switchover to port output
- 4. Occurrence of low-level output (see figure 13.23)



Figure 13.23 Operation when Switching from SCK Pin Function to Port Pin Function



Bit 7 GM	Bit 1 CKE1	Bit 0 CKE0	Description	
0	0	0	Internal clock/SCK pin is I/O port	(Initial value)
		1	Internal clock/SCK pin is clock output	
1		0	Internal clock/SCK pin is fixed at low output	
		1	Internal clock/SCK pin is clock output	
	1	0	Internal clock/SCK pin is fixed at high output	
		1	Internal clock/SCK pin is clock output	

Section 14 Smart Card Interface

14.3 Operation

14.3.1 Overview

The main features of the smart card interface are as follows.

- One frame consists of 8-bit data plus a parity bit.
- In transmission, a guard time of at least 2 etu (elementary time units: the time for transfer of one bit) is provided between the end of the parity bit and the start of the next frame.
- If a parity error is detected during reception, a low error signal level is output for a1 etu period 10.5 etu after the start bit.
- If an error signal is detected during transmission, the same data is transmitted automatically after the elapse of 2 etu or longer.
- Only asynchronous communication is supported; there is no synchronous communication function.

14.3.2 Pin Connections

Figure 14.2 shows a pin connection diagram for the smart card interface.

In communication with a smart card, since both transmission and reception are carried out on a single data transmission line, the TxD pin and RxD pin should both be connected to this line. The data transmission line should be pulled up to V_{CC} with a resistor.

When the smart card uses the clock generated on the smart card interface, the SCK pin output is input to the CLK pin of the smart card. If the smart card uses an internal clock, this connection is unnecessary.

The reset signal should be output from one of the H8/3068F's generic ports.

The receive margin can therefore be expressed as follows.

Receive margin in smart card interface mode:

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

- M: Receive margin (%)
- N: Ratio of clock frequency to bit rate (N = 372)
- D: Clock duty cycle (L = 0 to 1.0)
- L: Frame length (L =10)
- F: Absolute deviation of clock frequency

From the above equation, if F = 0 and D = 0.5, the receive margin is as follows.

When D = 0.5 and F = 0:

Retransmission: Retransmission is performed by the SCI in receive mode and transmit mode as described below.

• Retransmission when SCI is in Receive Mode

Figure 14.12 illustrates retransmission when the SCI is in receive mode.

- 1. If an error is found when the received parity bit is checked, the PER bit is automatically set to 1. If the RIE bit in SCR is set to the enable state, an ERI interrupt is requested. The PER bit should be cleared to 0 in SSR before the next parity bit sampling timing.
- 2. The RDRF bit in SSR is not set for the frame in which the error has occurred.
- 3. If no error is found when the received parity bit is checked, the PER bit is not set to 1 in SSR.
- 4. If no error is found when the received parity bit is checked, the receive operation is assumed to have been completed normally, and the RDRF bit is automatically set to 1 in SSR. If the RIE bit in SCR is set to the enable state, an RXI interrupt is requested. If RXI is enabled as a DMA transfer activation source, the RDR contents can be read automatically. When the DMAC reads the RDR data, the RDRF flag is automatically cleared to 0.
- 5. When a normal frame is received, the data pin is held in the high-impedance state at the error signal transmission timing.



18.3 Register Descriptions

Bit	7	6	5	4	3	2	1	0
	FWE	SWE	ESU	PSU	EV	PV	E	Р
Initial value	*	0	0	0	0	0	0	0
Read/Write	R	R/W						

18.3.1 Flash Memory Control Register 1 (FLMCR1)

Note: * Determined by the state of the FWE pin.

FLMCR1 is an 8-bit register used for flash memory operating mode control.

Program-verify mode or erase-verify mode for addresses H'00000 to H'5FFFF is entered by setting the SWE bit when FWE = 1, then setting the PV or EV bit. Program mode for addresses H'00000 to H'5FFFF is entered by setting the SWE bit when FWE = 1, then setting the PSU bit, and finally setting the P bit. Erase mode for addresses H'00000 to H'5FFFF is entered by setting the SWE bit when FWE = 1, then setting the ESU bit, and finally setting the E bit. FLMCR1 is initialized by a reset, and in hardware standby mode and software standby mode. Its initial value is H'80 when a high level is input to the FWE pin, and H'00 when a low level is input. In mode 6 the FWE pin must be fixed low since flash memory on-board programming modes are not supported. When the on-chip flash memory is disabled, a read access to this register will return H'00, and writes are invalid.

When setting bits 6 to 0 in this register, one bit must be set one at a time. Writes to the SWE bit in FLMCR1 are enabled only when FWE = 1; writes to bits ESU, PSU, EV, and PV only when FWE = 1 and SWE = 1; writes to the E bit only when FWE = 1, SWE = 1, and ESU = 1; and writes to the P bit only when FWE = 1, SWE = 1, and PSU = 1.

- Notes: 1. The programming and erase flowcharts must be followed when setting the bits in this register to prevent erroneous programming or erasing.
 - 2. Transitions are made to program mode, erase mode, program-verify mode, and erase-verify mode according to the settings in this register. When reading flash memory as normal on-chip ROM, bits 6 to 0 in this register must be cleared.





Figure 21.7 Interrupt Input Timing

21.2.3 Bus Timing

Bus timing is shown as follows:

- Basic bus cycle: two-state access Figure 21.8 shows the timing of the external two-state access cycle.
- Basic bus cycle: three-state access Figure 21.9 shows the timing of the external three-state access cycle.
- Basic bus cycle: three-state access with one wait state Figure 21.10 shows the timing of the external three-state access cycle with one wait state inserted.
- Bus-release mode timing

Figure 21.11 shows the bus-release mode timing.



Table A.4 Number of Cycles per Instruction

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	•	Word Data Access M	Internal Operation N
ADD	ADD.B #xx:8, Rd ADD.B Rs, Rd ADD.W #xx:16, Rd ADD.W Rs, Rd ADD.L #xx:32, ERd ADD.L ERs, ERd	1 1 2 1 3 1					
ADDS	ADDS #1/2/4, ERd	1					
ADDX	ADDX #xx:8, Rd ADDX Rs, Rd	1 1					
AND	AND.B #xx:8, Rd AND.B Rs, Rd AND.W #xx:16, Rd AND.W Rs, Rd AND.L #xx:32, ERd AND.L ERs, ERd	1 1 2 1 3 2					
ANDC	ANDC #xx:8, CCR	1					
BAND	BAND #xx:3, Rd BAND #xx:3, @ERd BAND #xx:3, @aa:8	1 2 2			1 1		
Bcc	BRA d:8 (BT d:8) BRN d:8 (BF d:8) BHI d:8 BLS d:8 BCC d:8 (BHS d:8) BCS d:8 (BLO d:8) BNE d:8 BEQ d:8 BVC d:8 BVC d:8 BVS d:8 BPL d:8 BMI d:8 BGE d:8 BLT d:8 BLT d:8 BLT d:8	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2					



	Bit	7	6	5	4	3	2	1	0	_	
		- 0	CLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0		
	L Initial value Read/Write		0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W		
		_									
		Timer	prescal	er 2 to 0							
		Bit 2			it 0		TONI	Clock So			
	TPS		2 TP	SC1 TP	SC0		urce				
			0			nternal cloc			(Initial value)		
		0				Internal clock : ¢ / 2 Internal clock : ¢ / 4 Internal clock : ¢ / 8					
				1 ⊢							
					-	External clock A : TCLKA input					
		1		0		External clo					
				1		External clock C : TCLKC input					
					1 E	xternal clo	ck D : TCL	KD input			
	Clock ed Bit 4	ge 1 and 0 Bit 3								٦	
	CKEG1				Counted Edges of External Clock						
	0	0	Rising edges counted (Initial value)							_	
	0	1	Falling edges counted Both edges counted							_	
	1		Both	eages col	Intea						
Counter of	lear 1 and	0									
Bit 6	Bit 5	TCNT clear Sources									
CCLR1	CCLR0										
0	0	TCNT is not cleared (Initial value)									
	0	TCNT is cleared by GRA compare match or input capture									
1	1	Synchronous clear: TCNT is cleared in synchronization with other									