

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 17x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VFQFN Exposed Pad
Supplier Device Package	28-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f311r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1.3. C8051F312 Block Diagram



C8051F310/1/2/3/4/5/6/7



Figure 1.6. C8051F315 Block Diagram



1.3. On-Chip Debug Circuitry

The C8051F31x devices include on-chip Silicon Labs 2-Wire (C2) debug circuitry that provides non-intrusive, full speed, in-circuit debugging of the production part *installed in the end application*.

Silicon Labs' debugging system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized.

The C8051F310DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F31x MCUs. The kit includes software with a developer's studio and debugger, an integrated 8051 assembler, a debug adapter, a target application board with the associated MCU installed, and the required cables and wall-mount power supply.

The Silicon Labs IDE interface is a vastly superior developing and debugging configuration, compared to standard MCU emulators that use on-board "ICE Chips" and require the MCU in the application board to be socketed. Silicon Labs' debug paradigm increases ease of use and preserves the performance of the precision analog peripherals.



Figure 1.12. Development/In-System Debug Diagram



3. Global DC Electrical Characteristics

Table 3.1. Global DC Electrical Characteristics

-40°C to +85°C, 25 MHz System Clock unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Digital Supply Voltage		V _{RST} ¹	3.0	3.6	V
Digital Supply RAM Data Retention Voltage		—	1.5	—	V
Specified Operating Temperature Range		-40	—	+85	°C
SYSCLK (system clock frequency)		0 ²	_	25	MHz
Tsysl (SYSCLK low time)		18			ns
Tsysh (SYSCLK high time)		18	_	—	ns
Digital Supply Current—CPU Act	ive (Normal Mode, fetching instruc	tions fro	om Flas	h)	1
I _{DD} (Note 3)	V _{DD} = 3.0 V, F = 25 MHz	—	7.8	8.6	mA
	V _{DD} = 3.0 V, F = 1 MHz	—	0.38	—	mA
	V _{DD} = 3.0 V, F = 80 kHz	—	31	—	μA
	V _{DD} = 3.6 V, F = 25 MHz	—	10.7	12.1	mA
I _{DD} Supply Sensitivity (Note 3,	F = 25 MHz	—	67		%/V
Note 4)	F = 1 MHz	—	62	—	%/V
I _{DD} Frequency Sensitivity (Note 3,	V_{DD} = 3.0 V, F \leq 15 MHz, T = 25 °C	—	0.39		mA/MHz
Note 5)	V _{DD} = 3.0 V, F > 15 MHz, T = 25 °C	—	0.21	—	mA/MHz
	V _{DD} = 3.6 V, F <u><</u> 15 MHz, T = 25 ⁰C	—	0.55	—	mA/MHz
	V _{DD} = 3.6 V, F > 15 MHz, T = 25 °C	—	0.27	—	mA/MHz

Notes:

- 1. Given in Table 9.1 on page 110.
- 2. SYSCLK must be at least 32 kHz to enable debugging.
- 3. Based on device characterization data, not production tested.
- 4. Active and Inactive I_{DD} at voltages and frequencies other than those specified can be calculated using the I_{DD} Supply Sensitivity. For example, if the V_{DD} is 3.3 V instead of 3.0 V at 25 MHz: I_{DD} = 7.8 mA typical at 3.0 V and f = 25 MHz. From this, I_{DD} = 7.8 mA + 0.67 x (3.3 V 3.0 V) = 8 mA at 3.3 V and f = 25 MHz.
- 5. I_{DD} can be estimated for frequencies ≤ 15 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} for > 15 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:

 V_{DD} = 3.0 V; F = 20 MHz, I_{DD} = 7.8 mA – (25 MHz – 20 MHz) x 0.21 mA/MHz = 6.75 mA.

Idle I_{DD} can be estimated for frequencies ≤ 1 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate Idle I_{DD} for > 1 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:

 V_{DD} = 3.0 V; F = 5 MHz, Idle I_{DD} = 4.8 mA – (25 MHz – 5 MHz) x 0.15 mA/MHz = 1.8 mA.



C8051F310/1/2/3/4/5/6/7

Other electrical characteristics tables are found in the data sheet section corresponding to the associated peripherals. For more information on electrical characteristics for a specific peripheral, refer to the page indicated in Table 3.2.

Peripheral Electrical Characteristics	Page No.						
ADC0 Electrical Characteristics							
External Voltage Reference Circuit Electrical Characteristics	68						
Comparator Electrical Characteristics	78						
Reset Electrical Characteristics	110						
Flash Electrical Characteristics	112						
Internal Oscillator Electrical Characteristics	123						
Port I/O DC Electrical Characteristics	143						

Table 3.2. Electrical Characteristics Quick Reference



5. 10-Bit ADC (ADC0, C8051F310/1/2/3/6 only)

The ADC0 subsystem for the C8051F310/1/2/3/6 consists of two analog multiplexers (referred to collectively as AMUX0) with 25 total input selections, and a 200 ksps, 10-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector. The AMUX0, data conversion modes, and window detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. ADC0 operates in both Single-ended and Differential modes, and may be configured to measure P1.0–P3.4, the Temperature Sensor output, or V_{DD} with respect to P1.0–P3.4, VREF, or GND. The ADC0 subsystem is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.





5.1. Analog Multiplexer

AMUX0 selects the positive and negative inputs to the ADC. Any of the following may be selected as the positive input: P1.0-P3.4, the on-chip temperature sensor, or the positive power supply (V_{DD}). Any of the following may be selected as the negative input: P1.0-P3.4, VREF, or GND. When GND is selected as the negative input, ADC0 operates in Single-ended Mode; all other times, ADC0 operates in Differential Mode. The ADC0 input channels are selected in the AMX0P and AMX0N registers as described in SFR Definition 5.1 and SFR Definition 5.2.

The conversion code format differs between Single-ended and Differential modes. The registers ADC0H and ADC0L contain the high and low bytes of the output conversion code from the ADC at the completion of each conversion. Data can be right-justified or left-justified, depending on the setting of the AD0LJST bit (ADC0CN.0). When in Single-ended Mode, conversion codes are represented as 10-bit unsigned integers.



5.4. Programmable Window Detector

The ADC Programmable Window Detector continuously compares the ADC0 output registers to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GTH, ADC0GTL) and Less-Than (ADC0LTH, ADC0LTL) registers hold the comparison values. The window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC0 Less-Than and ADC0 Greater-Than registers.

SFR Definition 5.7. ADC0GTH: ADC0 Greater-Than Data High Byte



SFR Definition 5.8. ADC0GTL: ADC0 Greater-Than Data Low Byte

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
									11111111			
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
									0xC3			
В	Bits7–0: Low byte of ADC0 Greater-Than Data Word.											



5.4.2. Window Detector In Differential Mode

Figure 5.8 shows two example window comparisons for right-justified, differential data, with ADC0LTH:ADC0LTL = 0x0040 (+64d) and ADC0GTH:ADC0GTH = 0xFFFF (-1d). In differential mode, the measurable voltage between the input pins is between -VREF and VREF*(511/512). Output codes are represented as 10-bit 2's complement signed integers. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0H:ADC0L) is within the range defined by ADC0GTH:ADC0GTL and ADC0LTH:ADC0LTL (if 0xFFFF (-1d) < ADC0H:ADC0L < 0x0040 (64d)). In the right example, an AD0WINT interrupt will be generated if the ADC0 conversion word is outside of the range defined by the ADC0GT and ADC0LT registers (if ADC0H:ADC0L < 0xFFFF (-1d) or ADC0H:ADC0L > 0x0040 (+64d)). Figure 5.9 shows an example using left-justified data with the same comparison values.



Figure 5.8. ADC Window Compare Example: Right-Justified Differential Data



Figure 5.9. ADC Window Compare Example: Left-Justified Differential Data



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	PSPI0	PT2	PS0	PT1	PX1	PT0	PX0	10000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
						(bi	it addressabl	e) 0xB8				
Bit7:	UNUSED. R	ead = 1, W	rite = don't	care.								
Bit6:	PSPI0: Seria	al Periphera	al Interface ((SPI0) Inter	rupt Priority	Control.						
	This bit sets	the priority	of the SPI0	interrupt.								
	0: SPI0 inter	rupt set to	low priority	level.								
	1: SPI0 interrupt set to high priority level. PT2: Timer 2 Interrupt Priority Control.											
Bit5:												
	This bit sets the priority of the Timer 2 interrupt.											
	0: Timer 2 in	terrupts se	t to low prio	rity level.								
Bit/		lenupis se	riority Cont	rol								
DII4.	This hit sets	the priority		TO interrun	ŀ							
	0. UARTO in	terrunts set	t to low prior	ritv level								
	1: UART0 in	terrupts set	t to high price	prity level.								
Bit3:	PT1: Timer 1	Interrupt	Priority Cont	trol.								
	This bit sets	the priority	of the Time	r 1 interrup	t.							
	0: Timer 1 in	terrupts se	t to low prio	rity level.								
	1: Timer 1 in	terrupts se	t to high prio	ority level.								
Bit2:	PX1: Externa	al Interrupt	1 Priority C	ontrol.								
	This bit sets	the priority	of the Exte	rnal Interrup	ot 1 interrup	ot.						
	0: External li	nterrupt 1 s	et to low pri	iority level.								
	1: External li	nterrupt 1 s	et to high p	riority level.								
Bit1:	PT0: Timer () Interrupt I	Priority Cont	trol.								
	This bit sets	the priority	of the Time	er 0 interrup	t.							
	0: Timer 0 in	terrupt set	to low priori	ty level.								
	1: Timer 0 in	terrupt set	to high prior	rity level.								
Bit0:	PX0: Externa	al Interrupt	0 Priority C	ontrol.								
	I his bit sets	the priority	of the Exte	rnal Interru	ot 0 interrup	ot.						
	U: External II	nterrupt 0 s	set to low pri	riority level.								
	I. External II	nterrupt 0 s	er to nigh p	nonty level.								

SFR Definition 8.8. IP: Interrupt Priority



any other reset source. For example, if the V_{DD} monitor is enabled and a software reset is performed, the V_{DD} monitor will still be enabled after the reset.

Important Note: The V_{DD} monitor must be enabled before it is selected as a reset source. Selecting the V_{DD} monitor as a reset source before it is enabled and stabilized may cause a system reset. The procedure for configuring the V_{DD} monitor as a reset source is shown below:

- Step 1. Enable the V_{DD} monitor (VDMEN bit in VDM0CN = '1').
- Step 2. Wait for the V_{DD} monitor to stabilize (see Table 9.1 for the V_{DD} Monitor turn-on time). Note: This delay should be omitted if software contains routines that erase or write Flash memory.
- Step 3. Select the V_{DD} monitor as a reset source (PORSF bit in RSTSRC = '1').

See Figure 9.2 for V_{DD} monitor timing; note that the reset delay is not incurred after a V_{DD} monitor reset. See Table 9.1 for complete electrical characteristics of the V_{DD} monitor.

SFR Definition 9.1. VDM0CN	N: V _{DD} Monitor Control
----------------------------	------------------------------------

R/W	R	R	R	R	R	R	R	Reset Value			
VDMEN	VDDSTAT	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Variable			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-			
							SFR Address:	0xFF			
Bit7:	 VDMEN: V_{DD} Monitor Enable. This bit is turns the V_{DD} monitor circuit on/off. The V_{DD} Monitor cannot generate system resets until it is also selected as a reset source in register RSTSRC (Figure 9.2). The V_{DD} Monitor must be allowed to stabilize before it is selected as a reset source. Selecting the V_{DD} monitor as a reset source before it has stabilized may generate a system reset. See Table 9.1 for the minimum V_{DD} Monitor turn-on time. 0: V_{DD} Monitor Disabled. 1: V_{DD} Monitor Enabled. 										
Bit6:	V _{DD} STAT: V	_{DD} Status.			<i></i>						
	This bit indic	ates the cu	rrent power	supply stat	us (V _{DD} Mo	onitor output	t).				
	0: V_{DD} is at c	or below the	e V _{DD} moni	tor threshold	d.						
	1: V _{DD} is abo	ove the V _{DE}		resnold.							
Bits5–0:	Reserved. R	ead = Varia	idie. vvrite =	= don't care							

9.3. External Reset

The external RST pin provides a means for external circuitry to force the device into a reset state. Asserting an active-low signal on the RST pin generates a reset; an external pullup and/or decoupling of the RST pin may be necessary to avoid erroneous noise-induced resets. See Table 9.1 for complete RST pin specifications. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.



C8051F310/1/2/3/4/5/6/7

NOTES:



SFR	Definition	13.2. XBR1	: Port I/O	Crossbar	Register	1
-----	------------	------------	------------	----------	----------	---

	DAA			DAA				Depet				
					K/W		R/W					
WEARP	UD XBARE	TIE	TUE	ECIE		PCAUME						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
								0xE2				
Bit7:	Bit/: WEAKPUD: Port I/O weak Pullup Disable.											
	0: Weak Pullups enabled (except for Ports whose I/O are configured as analog input).											
D'10	1: Weak Pullu	ups disabled	1.									
BIto:	XBARE: Cros	ssbar Enabl	е.									
	0: Crossbar o	lisabled.										
D:46	1: Crossbar e	enabled.										
BIt5:	11E: 11 Enable											
		able at Port	pin.									
D:+4.		o Port pin.										
DIL4.		JIE abla at Dart	nin									
	0. TO unavaila	able at Port	pin.									
Dito		o Fort pin. External Ca	untor Input	Enchlo								
DIIJ.		ilabla at Day		Enable								
	1: ECI routed	to Port nin	t pin.									
Rite2_0.		`A Module I	/O Enable F	Rite								
DI(32 0.		I/O unavail	able at Port	nins								
	001: CEX0 rc	uted to Por	t nin	pino.								
	010: CEX0 C	CEX1 routed	to Port nin	s								
	011 CEX0 C	EX1 CEX2	routed to F	ort pins								
	100° CEX0, C	CEX1 CEX2	CEX3 rou	ited to Port i	oins							
	101: CEX0. C	EX1. CEX2	2. CEX3. CE	EX4 routed t	o Port pin	S.						
		,	, <u></u> , - -			-						

13.3. General Purpose Port I/O

Port pins that remain unassigned by the Crossbar and are not used by analog peripherals can be used for general purpose I/O. Ports3-0 are accessed through corresponding special function registers (SFRs) that are both byte addressable and bit addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SET, when the destination is an individual bit in a Port SFR. For these instructions, the value of the register (not the pin) is read, modified, and written back to the SFR.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bi	t addressable)) 0x80
Bits7–0:	P0.[7:0] Write - Outpu 0: Logic Low 1: Logic High Read - Alway pin when cor 0: P0.n pin is 1: P0.n pin is	ut appears o Output. n Output (hi ys reads '1' nfigured as s logic low. s logic high.	on I/O pins gh impedar if selected digital inpu	per Crossb nce if corres as analog i t.	ar Registers sponding P0 nput in regis	s. MDOUT.n ster P0MDI	bit = 0). N. Directly	reads Port

SFR Definition 13.3. P0: Port0

SFR Definition 13.4. POMDIN: Port0 Input Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xF1
Bits7–0:	Analog Input Port pins col receiver disa 0: Correspor 1: Correspor	t Configurat nfigured as abled. nding P0.n nding P0.n	tion Bits for analog inpu pin is config pin is not co	P0.7–P0.0 uts have the gured as an onfigured as	(respective) ir weak pull analog inpu an analog	ly). lup, digital c ut. input.	lriver, and (digital



The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 14.3 illustrates a typical SMBus transaction.



Figure 14.3. SMBus Transaction

14.3.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see **Section "14.3.4. SCL High (SMBus Free) Timeout" on page 148**). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and lose the arbitration. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. This arbitration scheme is non-destructive: one device always wins, and no data is lost.



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
SOMOD	E	MCE0	REN0	TB80	RB80	TI0	RI0	01000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable				
							SFR Address	s: 0x98				
Bit7:	SOMODE: S	Serial Port (Operation	Mode.								
	This bit sele	ects the UA	RT0 Opera	tion Mode.								
	0: 8-bit UAF	RT with Vari	iable Baud	Rate.								
	1: 9-bit UART with Variable Baud Rate.											
Bit6:	UNUSED. F	Read = 1b.	Write = dor	n't care.								
Bit5:	MCE0: Mult	tiprocessor	Communic	ation Enab	le.							
	The function	n of this bit	is depende	ent on the S	Serial Port 0	Operation	Mode.					
	S0MODE =	0: Checks	for valid st	op bit.								
	0: L	ogic level .	of stop bit is	s ignored.								
	1: F	RIO will only	be activate	ed if stop b	it is logic lev	/el 1.						
	SOMODE =	1: Multipro	cessor Cor	nmunicatio	ns Enable.							
	0: L		of ninth bit i	s ignored.		1						
D:+4.		KIU IS SET Ar	nd an interr	upt is gene	erated only v	when the hi	nth dit is io	gic 1.				
BIT4:	RENU: REC	elve Enable	e. An tha UAE									
		ocontion di	es ine UAF	t receiver.								
	1. UARTON		sabled									
Bit3.	TB80: Ninth	Transmiss	ion Rit									
Dito.	The logic le	vel of this b	it will be as	signed to t	he ninth trai	nsmission k	nit in 9-hit l	IART Mode It				
	is not used	in 8-bit UA	RT Mode	Set or clea	ared by soft	ware as rec	nuired					
Bit2:	RB80: Ninth	n Receive E	Bit.				lanoai					
	RB80 is as	signed the v	alue of the	STOP bit	in Mode 0; i	t is assigne	ed the value	e of the 9th				
	data bit in N	/lode 1.			,	J						
Bit1:	TI0: Transm	nit Interrupt	Flag.									
	Set by hard	ware when	a byte of d	lata has be	en transmit	ted by UAR	RT0 (after th	ne 8th bit in 8-				
	bit UART M	ode, or at t	he beginnir	ng of the ST	FOP bit in 9-	-bit UART N	Node). Whe	en the UART0				
	interrupt is e	enabled, se	tting this bi	t causes th	e CPU to ve	ector to the	UART0 int	errupt service				
	routine. Thi	s bit must b	e cleared r	nanually by	/ software.							
Bit0:	RI0: Receiv	e Interrupt	Flag.		_							
	Set to '1' by	hardware v	when a byte	e of data ha	s been rece	eived by UA	RT0 (set a	t the STOP bit				
	sampling tir	ne). When	the UARIO	interrupt is	s enabled, s	etting this l	bit to '1' ca	uses the CPU				
	to vector to	the UARIC	interrupt s	ervice rout	ine. This bit	must be c	leared man	ually by soft-				
	ware.											

SFR Definition 15.1. SCON0: Serial Port 0 Control



16.5. Serial Clock Timing

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 16.5. For slave mode, the clock and data relationships are shown in Figure 16.6 and Figure 16.7. CKPHA must be set to '0' on both the master and slave SPI when communicating between two of the following devices: C8051F04x, C8051F06x, C8051F12x, C8051F31x, C8051F32x, and C8051F33x

The SPI0 Clock Rate Register (SPI0CKR) as shown in SFR Definition 16.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock frequency.



Figure 16.5. Master Mode Data/Clock Timing



18.1. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. **Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter.** Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 18.1. **Note that in 'External oscillator source divided by 8' mode, the external oscillator source is synchronized with the system clock, and must have a frequency less than or equal to the system clock.**

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

CPS2	CPS1	CPS0	Timebase				
0	0	0	System clock divided by 12				
0	0	1	System clock divided by 4				
0	1	0	Timer 0 overflow				
0	1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)				
1	0	0	System clock				
1	0	1	External oscillator source divided by 8*				
*Note: External oscillator source divided by 8 is synchronized with the system clock.							

Table 18.1. P	CA Timebase	Input Options
---------------	-------------	----------------------







18.2.3. High-Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.



Figure 18.6. PCA High Speed Output Mode Diagram



18.4. Register Descriptions for PCA

Following are detailed descriptions of the special function registers related to the operation of the PCA.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
CF	CR		CCF4	CCF3	CCF2	CCF1	CCF0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
	(bit addressable) 0xD8										
Bit7:	CF: PCA Co	unter/Time	r Overflow F	Flag.							
	Set by hardware when the PCA Counter/Timer overflows from 0xFFFF to 0x0000. When the										
	Counter/Timer Overflow (CF) interrupt is enabled, setting this bit causes the CPU to vecto										
	to the PCA interrupt service routine. This bit is not automatically cleared by hardware a must be cleared by software.										
Bit6:	CR: PCA Counter/Timer Run Control										
	This bit enab	oles/disable	s the PCA	Counter/Tim	ner.						
	0: PCA Cou	nter/Timer o	disabled.								
	1: PCA Cou	nter/Timer e	enabled.								
Bit5:	UNUSED. Read = 0b. Write = don't care.										
Bit4:	CCF4: PCA	Module 4 C	Capture/Cor	npare Flag.							
	This bit is se	et by hardwa	are when a	match or ca	pture occu	rs. When th	e CCF4 in	terrupt is			
	enabled, set	ting this bit	causes the	CPU to vec	, tor to the F	CA interrup	ot service r	outine. This			
	bit is not aut	omatically o	cleared by h	ardware an	d must be o	cleared by ຮ	software.				
Bit3:	CCF3: PCA	Module 3 C	Capture/Cor	npare Flag.		,					
	This bit is se	et by hardwa	are when a	match or ca	pture occu	rs. When th	e CCF3 in	terrupt is			
	enabled, set	ting this bit	causes the	CPU to vec	, tor to the F	CA interrup	ot service r	outine. This			
	bit is not aut	omatically o	cleared by h	ardware an	d must be o	cleared by ຮ	software.				
Bit2: CCF2: PCA Module 2 Capture/Compare Flag											
This bit is set by hardware when a match or capture occurs. When the (terrupt is			
	enabled, set	ting this bit	causes the	CPU to vec	, tor to the F	CA interrup	ot service r	outine. This			
	bit is not aut	omatically o	cleared by h	ardware an	d must be o	cleared by ຮ	software.				
Bit1:	CCF1: PCA	Module 1 C	Capture/Cor	npare Flag.		,					
	This bit is se	et by hardwa	are when a	match or ca	pture occu	rs. When th	e CCF1 in	terrupt is			
	enabled, set	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This									
	bit is not aut	omatically	cleared by h	nardware an	d must be o	cleared by s	software.				
Bit0:	CCF0: PCA	Module 0 C	Capture/Cor	npare Flag.		,					
	This bit is se	et by hardwa	are when a	match or ca	pture occu	rs. When th	e CCF0 in	terrupt is			
	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This										
	bit is not automatically cleared by hardware and must be cleared by software.										
		,				,					

SFR Definition 18.1. PCA0CN: PCA Control



NOTES: