

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	25
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.25К х 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 17x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VFQFN Exposed Pad
Supplier Device Package	28-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f313-gm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

SFR	Definition	13.5. P0MDOUT: Port0 Output Mode	137
SFR	Definition	13.6. P0SKIP: Port0 Skip	137
SFR	Definition	13.7. P1: Port1	138
SFR	Definition	13.8. P1MDIN: Port1 Input Mode	138
SFR	Definition	13.9. P1MDOUT: Port1 Output Mode	139
SFR	Definition	13.10. P1SKIP: Port1 Skip	139
SFR	Definition	13.11. P2: Port2	140
SFR	Definition	13.12. P2MDIN: Port2 Input Mode	140
		13.13. P2MDOUT: Port2 Output Mode	
SFR	Definition	13.14. P2SKIP: Port2 Skip	141
SFR	Definition	13.15. P3: Port3	142
SFR	Definition	13.16. P3MDIN: Port3 Input Mode	142
SFR	Definition	13.17. P3MDOUT: Port3 Output Mode	143
		14.1. SMB0CF: SMBus Clock/Configuration	
		14.2. SMB0CN: SMBus Control	
SFR	Definition	14.3. SMB0DAT: SMBus Data	156
SFR	Definition	15.1. SCON0: Serial Port 0 Control	168
SFR	Definition	15.2. SBUF0: Serial (UART0) Port Data Buffer	169
SFR	Definition	16.1. SPI0CFG: SPI0 Configuration	180
		16.2. SPI0CN: SPI0 Control	
SFR	Definition	16.3. SPI0CKR: SPI0 Clock Rate	182
SFR	Definition	16.4. SPI0DAT: SPI0 Data	182
		17.1. TCON: Timer Control	
		17.2. TMOD: Timer Mode	
SFR	Definition	17.3. CKCON: Clock Control	193
SFR	Definition	17.4. TL0: Timer 0 Low Byte	194
		17.5. TL1: Timer 1 Low Byte	
		17.6. THO: Timer 0 High Byte	
		17.7. TH1: Timer 1 High Byte	
SFR	Definition	17.8. TMR2CN: Timer 2 Control	197
SFR	Definition	17.9. TMR2RLL: Timer 2 Reload Register Low Byte	198
SFR	Definition	17.10. TMR2RLH: Timer 2 Reload Register High Byte	198
SFR	Definition	17.11. TMR2L: Timer 2 Low Byte	198
		17.12. TMR2H Timer 2 High Byte	
SFR	Definition	17.13. TMR3CN: Timer 3 Control	201
SFR	Definition	17.14. TMR3RLL: Timer 3 Reload Register Low Byte	202
SFR	Definition	17.15. TMR3RLH: Timer 3 Reload Register High Byte	202
		17.16. TMR3L: Timer 3 Low Byte	
		17.17. TMR3H Timer 3 High Byte	
		18.1. PCA0CN: PCA Control	
SFR	Definition	18.2. PCA0MD: PCA Mode	216
SFR	Definition	18.3. PCA0CPMn: PCA Capture/Compare Mode Registers .	217
		18.4. PCA0L: PCA Counter/Timer Low Byte	
		18.5. PCA0H: PCA Counter/Timer High Byte	
		18.6. PCA0CPLn: PCA Capture Module Low Byte	



C8051F310/1/2/3/4/5/6/7




Figure 1.6. C8051F315 Block Diagram



1.2. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

Program memory consists of 8 or 16 kB of Flash. This memory may be reprogrammed in-system in 512 byte sectors, and requires no special off-chip programming voltage. See Figure 1.11 for the MCU system memory map.




Figure 1.11. On-Board Memory Map



C8051F310/1/2/3/4/5/6/7




Figure 4.3. QFN-28 Pinout Diagram (Top View)



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP0EN	CP0OUT	CP0RIF	CP0FIF	CP0HYP1	CP0HYP0	CP0HYN1	CP0HYN0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9B
Bit7:	CP0EN: Cor	nparator0 E	nable Bit.					
	0: Comparat	or0 Disable	d.					
	1: Comparat							
Bit6:	CP0OUT: Co			ate Flag.				
	0: Voltage or							
	1: Voltage or							
Bit5:	CPORIF: Co							
	0: No Comp		0 0			ice this flag	was last c	leared.
DitA	1: Comparat	-	-	•				
Bit4:	CP0FIF: Co					a a a thia flag		
	0: No Comparat					nce this hag	was last c	cieareo.
Bits3-2:	CP0HYP1-0					-		
Dit35-2.	00: Positive			errysteresis		5.		
	01: Positive							
	10: Positive							
	11: Positive							
Bits1–0:	CP0HYN1-0			ve Hvsteres	is Control Bi	its.		
	00: Negative	•	-	•				
	01: Negative							
	10: Negative	e Hysteresis	= 10 mV.					
	11: Negative	Hysteresis	= 20 mV.					

SFR Definition 7.1. CPT0CN: Comparator0 Control



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	Reset Value
CY	AC	F0	RS1	RS0	OV	F1	PARITY	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
						(bi	t addressable)	0xD0
Bit7:	CY: Carry	Flag.						
			he last arithmet					a borrow
	•	,	eared to logic 0 l	by all other	arithmetic	operations		
Bit6:	AC: Auxilia		•					
			ne last arithmeti	•			```	
	•	raction) the	e high order nib	ble. It is cle	eared to log	gic 0 by all o	other arithm	etic opera-
D:46.	tions.							
Bit5:	F0: User F	0	oble general p	urpage flog	forupaup	dor ooftwor	o control	
Bits4–3:			able, general pu Bank Select.	irpose nag	tor use un	der soltware	e control.	
DII54-5.		•		k is used d	uring rogic	tor accore		
DII54-5.		•	ich register ban	k is used d	luring regis	ter accesse	es.	
DII34-3.		•		_		ter accesse	es.	
DII34-3.	These bits	select wh	ich register ban	_	ess	ter accesse	es.	
DII34-3.	These bits	select wh	ich register ban Register Bank	Addr	ess 0x07	ter accesse	es.	
DII34-3.	These bits RS1 0	select wh	ich register ban Register Bank 0	Addr 0x00-	ess 0x07 0x0F	ter accesse	95.	
Ы134—3.	These bits RS1 0 0	select wh RS0 0 1	ich register ban Register Bank 0 1	Addr 0x00- 0x08-	ess 0x07 0x0F 0x17	ter accesse	95.	
	RS1 0 0 1 <th1< th=""> 1 <th1< th=""> <th1< th=""></th1<></th1<></th1<>	select wh RS0 0 1 0 1	ich register ban Register Bank 0 1 2	Addr 0x00- 0x08- 0x10-	ess 0x07 0x0F 0x17	ter accesse	es.	
	These bits RS1 0 1 1 OV: Overfit	select wh RS0 0 1 0 1 ow Flag.	ich register ban Register Bank 0 1 2 3	Addr 0x00- 0x08- 0x10- 0x18-	ess 0x07 0x0F 0x17 0x1F			
	These bits RS1 0 1 1 OV: Overfi This bit is	select wh RS0 0 1 0 1 ow Flag. set to 1 un	ich register ban Register Bank 0 1 2 3 der the followin	Addr 0x00- 0x08- 0x10- 0x18- g circumsta	ess 0x07 0x0F 0x17 0x1F ances: an /	ADD, ADDC	C, or SUBB i	
Bit2:	These bitsRS10011OV: OverfiThis bit iscauses a s	select wh RS0 0 1 0 1 ow Flag. set to 1 un sign-chang	ich register ban Register Bank 0 1 2 3 ider the followin je overflow, a M	Addr 0x00– 0x08– 0x10– 0x18– g circumsta	ess 0x07 0x0F 0x17 0x1F ances: an <i>I</i> cion results	ADD, ADDC	C, or SUBB i low (result is	s greater
	These bitsRS10011OV: OverfiThis bit iscauses a sthan 255),	select wh RS0 0 1 0 1 ow Flag. set to 1 un sign-chang or a DIV in	Register Bank 0 1 2 3 der the followin e overflow, a M nstruction cause	Addr 0x00– 0x08– 0x10– 0x18– g circumsta UL instruct es a divide	ess 0x07 0x0F 0x17 0x1F ances: an / tion results -by-zero co	ADD, ADDC in an overfl indition. The	C, or SUBB i low (result is e OV bit is c	s greater
Bit2:	These bitsRS10011OV: OverfiThis bit iscauses a sthan 255),by the ADI	select wh RS0 0 1 0 1 ow Flag. set to 1 un sign-chang or a DIV in D, ADDC,	ich register ban Register Bank 0 1 2 3 ider the followin je overflow, a M	Addr 0x00– 0x08– 0x10– 0x18– g circumsta UL instruct es a divide	ess 0x07 0x0F 0x17 0x1F ances: an / tion results -by-zero co	ADD, ADDC in an overfl indition. The	C, or SUBB i low (result is e OV bit is c	s greater
Bit2:	These bitsRS10011OV: OverfiThis bit iscauses a sthan 255),by the ADIF1: User F	select wh RS0 0 1 0 1 ow Flag. set to 1 un sign-chang or a DIV in D, ADDC, flag 1.	ich register ban Register Bank 0 1 2 3 der the followin le overflow, a M nstruction cause SUBB, MUL, ar	Addr 0x00– 0x08– 0x10– 0x18– g circumsta UL instructed a divided DIV instructed	ess 0x07 0x0F 0x17 0x1F ances: an A cion results -by-zero co ructions in	ADD, ADDC in an overfl andition. The all other cas	C, or SUBB i low (result is e OV bit is c ses.	s greater
Bit2: Bit1:	These bitsRS100110V: OverfiThis bit iscauses a sthan 255),by the ADIF1: User FThis is a b	select wh RS0 0 1 0 1 ow Flag. set to 1 un sign-chang or a DIV in D, ADDC, Tlag 1. it-addressa	Register Bank 0 1 2 3 der the followin e overflow, a M nstruction cause SUBB, MUL, ar able, general pu	Addr 0x00– 0x08– 0x10– 0x18– g circumsta UL instructed a divided DIV instructed	ess 0x07 0x0F 0x17 0x1F ances: an A cion results -by-zero co ructions in	ADD, ADDC in an overfl andition. The all other cas	C, or SUBB i low (result is e OV bit is c ses.	s greater
	These bitsRS10011OV: OverfiThis bit iscauses a sthan 255),by the ADIF1: User FThis is a bPARITY: F	select wh RS0 0 1 0 1 ow Flag. set to 1 un sign-chang or a DIV in D, ADDC, flag 1. it-addressa 'arity Flag.	Register Bank 0 1 2 3 der the followin e overflow, a M nstruction cause SUBB, MUL, ar able, general pu	g circumsta UL instructes a divide- d DIV instructor	ess 0x07 0x0F 0x17 0x1F ances: an <i>I</i> ion results -by-zero co ructions in for use un	ADD, ADDC in an overfl andition. The all other cas der software	C, or SUBB i low (result is e OV bit is c ses. e control.	s greater cleared to (

SFR Definition 8.4. PSW: Program Status Word

SFR Definition 8.5. ACC: Accumulator

R/W ACC.7	R/W ACC.6	R/W ACC.5	R/W ACC.4	R/W ACC.3	R/W ACC.2	R/W ACC.1	R/W ACC.0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
Bitt	Eno	2.10	Bitt	2.10	BILL		t addressable)	
	ACC: Accum This register		mulator for	arithmetic o	operations.			



SFR Definition 8.11. IT01CF: INT0/INT1 Configuration

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
IN1PL	IN1SL2	IN1SL1	IN1SL0	IN0PL	IN0SL2	IN0SL1	IN0SL0	0000001
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xE4
Note: Re	fer to SFR Defin	nition 17.1 fo	or INT0/1 edg	ge- or level-s	ensitive inter	rupt selection	n.	
5:17 .		Delevity						
Bit7:	IN1PL: /INT1 0: /INT1 inpu		0)4/					
	1: /INT1 inpu							
Bits6–4:	IN1SL2-0: /II		•	Bits				
	These bits se				/INT1. Note	e that this p	in assionm	ent is inde-
	pendent of th							
	peripheral that	at has beer	n assigned t	he Port pir	via the Cro	ssbar. The	Crossbar v	vill not
	assign the Po					the selected	d pin (accoi	mplished by
	setting to '1'	the corresp	onding bit i	n register F	POSKIP).			
	IN1SL2-0	/INT	1 Port Pin					
	000		P0.0					
	001		P0.1					
	010		P0.2					
	011		P0.3					
	100		P0.4					
	101		P0.5					
	110		P0.6					
	111		P0.7					
Bit3:	INOPL: /INTO							
	0: /INT0 inter							
D:4-0.0.	1: /INT0 inter			Dite				
Bits2–0:	INT0SL2-0: / These bits se					a that this n	in accianm	ont is indo
	pendent of th							
	peripheral that							
	assign the Po		•					
	setting to '1'						• •	
		(1) 1						
	IN0SL2-0	/IN I	0 Port Pin					
	000		P0.0					
	001		P0.1					
	010	_	P0.2					
	011		P0.3					
	100	_	P0.4					
	101		P0.5					
	110	_	P0.6					
	111		P0.7					



8.4.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes execution. In Stop mode the internal oscillator, CPU, and all digital peripherals are stopped; the state of the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to in STOP mode for longer than the MCD timeout of 100 μ sec.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
GF5	GF4	GF3	GF2	GF1	GF0	STOP	IDLE	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
								0x87				
Bits7–2:	GF5–GF0: General Purpose Flags 5–0.											
	-	These are general purpose flags for use under software control.										
Bit1:	STOP: Stop											
	Setting this b	•		•		t will always	be read a	s 0.				
	1: CPU goes		•	nal oscillato	r stopped).							
Bit0:	IDLE: Idle M	ode Select.										
	Setting this b	bit will place	e the CIP-51	in Idle mod	de. This bit	will always	be read as	s 0.				
	1: CPU goes	s into Idle m	ode. (Shuts	s off clock to	CPU, but o	clock to Tim	iers, Interru	upts, Serial				
	Ports, and A	nalog Perip	herals are s	still active.)								

SFR Definition 8.12. PCON: Power Control



SFR Definition 12.4. OSCXCN: External Oscillator Control

	5 44	5.44	D 444	_	5.44		DAA	
		R/W XOSCMD1		R	R/W XFCN2	R/W XFCN1	R/W XFCN0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
DIL/	BILO	BIID	DIL4	ыю	DILZ	DILI	BIIU	OxB1
								UXD1
Bit7:	XTLVLD: Cry	stal Oscillato	or Valid Flag					
		when XOSCM						
	0: Crystal Os		,	vet stable) .			
	1: Crystal Os	scillator is rur	ning and sta	ble.				
Bits6-4:	XOSCMD2-0			le Bits.				
	00x: Externa							
	010: Externa				a (
	011: Externa		k Mode with	divide b	y 2 stage.			
		cillator Mode. or Oscillator	Modo					
	•	Oscillator Mc						
		Oscillator Mo		le by 2 s	tade.			
Bit3:		. Read = 0, V			age.			
Bits2-0:	XFCN2-0: E				rol Bits.			
	000-111: See	e table below	:	-				
	XFCN	Crystal (XC	SCMD = 11>	() RC	(XOSCMD	= 10x)	C (XOSCM	D = 10x)
	000	f ≤ 3	82 kHz		f ≤ 25 kH:	Z	K Factor	= 0.87
	001	32 kHz <	∶f≤84 kHz	25	$kHz < f \le 5$	0 kHz	K Factor	= 2.6
	010	84 kHz <	f ≤ 225 kHz	50	$kHz < f \le 10$	0 kHz	K Factor	= 7.7
	011		f ≤ 590 kHz		$kHz < f \le 2$		K Factor	
	100		f ≤ 1.5 MHz		$kHz < f \le 4$		K Factor	
	101		< f ≤ 4 MHz		$kHz < f \le 8$		K Factor	
	110		f ≤ 10 MHz		$kHz < f \le 1$		K Factor	
	111	10 MHz <	f ≤ 30 MHz	1.6	$MHz < f \le 3.$.2 MHz	K Factor :	= 1590
CRYSTA	L MODE (Circ	cuit from Figu	re 12.1, Opt	ion 1; XC	DSCMD = 1	1x)		
	Choose XFC	N value to m	atch crystal	frequend	;у.			
	- / 0		•					
	E (Circuit fron							
	Choose XFC		•	ncy range	9:			
	$f = 1.23(10^3)$	• •						
	f = frequency		/IHZ					
	C = capacito R = Pullup re	esistor value	in kO					
			111 1\24					
C MODE	(Circuit from	Figure 12.1,	Option 3; XC	SCMD =	= 10x)			
	Choose K Fa	actor (KF) for	the oscillation			d:		
	f = KF / (C x	V _{DD}), where						
	f = frequency							
		r value the X		οF				
	V _{DD} = Powe	r Supply on N	/ICU in volts					



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP1AE	-	CP0AE	CP0E	SYSCKE	SMB0E	SPI0E	URTOE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
Ditt	Bito	Dito	DILT	Dito	DILZ	BRI	Dito	0xE1
Bit7:	CP1AE: Cor	nparator1 A	synchrono	us Output F	nable			
	0: Asynchroi	•						
	1: Asynchroi							
Bit6:	CP1E: Com							
	0: CP1 unav		•					
	1: CP1 route							
Bit5:	CP0AE: Cor	nparator0 [.] A	synchrono	us Output E	nable			
	0: Asynchro	nous CP0 u	navailable	at Port pin.				
	1: Asynchroi							
Bit4:	CP0E: Com	parator0 Ou	tput Enable	e				
	0: CP0 unav	ailable at P	ort pin.					
	1: CP0 route	ed to Port pi	n.					
Bit3:	SYSCKE: /S	YSCLK Ou	tput Enable	e				
	0: /SYSCLK	unavailable	e at Port pir	า.				
	1: /SYSCLK			oin.				
Bit2:	SMB0E: SM							
	0: SMBus I/0			oins.				
	1: SMBus I/0		Port pins.					
Bit1:	SPI0E: SPI I							
	0: SPI I/O ur		•					
	1: SPI I/O ro							
Bit0:	URT0E: UA							
	0: UART I/O							
	1: UART TX	0, RX0 rout	ed to Port p	oins P0.4 an	d P0.5.			

SFR Definition 13.1. XBR0: Port I/O Crossbar Register 0



14.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- The I2C-Bus and How to Use It (including specifications), Philips Semiconductor.
- The I2C-Bus Specification—Version 2.0, Philips Semiconductor.
- System Management Bus Specification—Version 1.1, SBS Implementers Forum.

14.2. SMBus Configuration

Figure 14.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pullup resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.




Figure 14.2. Typical SMBus Configuration

14.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7–1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 14.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.



14.3.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I2C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

14.3.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

When the SMBTOE bit in SMB0CF is set, Timer 3 is used to detect SCL low timeouts. Timer 3 is forced to reload when SCL is high, and allowed to count when SCL is low. With Timer 3 enabled and configured to overflow after 25 ms (and SMBTOE set), the Timer 3 interrupt service routine can be used to reset (disable and re-enable) the SMBus in the event of an SCL low timeout.

14.3.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50 μ s, the bus is designated as free. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods. If the SMBus is waiting to generate a Master START, the START will be generated following this timeout. Note that a clock source is required for free timeout detection, even in a slave-only implementation.



SFR Definition 15.2. SBUF0: Serial (UART0) Port Data Buffer

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							SFR Address	:: 0x99
Bits7–0:	SBUF0[7:0]: This SFR ac data is writte sion. Writing tents of the r	cesses two en to SBUF(a byte to S	registers; a), it goes to BUF0 initia	transmit sh the transmi	ift register a t shift regis	ter and is h	eld for seria	I transmis-



16.6. SPI Special Function Registers


SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following register definitions.

R	R/W	R/W	R/W	R	R	R	R	Reset Value
SPIBSY	MSTEN	CKPHA	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT	00000111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	s: 0xA1
	SPIBSY: SP		• /					、
	This bit is se			I transfer is	in progress	(Master or	slave Mode	e).
	MSTEN: Ma							
	0: Disable m				e.			
	1: Enable ma		•	s a master.				
	CKPHA: SPI							
	This bit cont							
	0: Data cent							
	1: Data cent		-	of SCK perio	od.*			
	CKPOL: SPI							
	This bit cont			arity.				
	0: SCK line I							
	1: SCK line I							
	SLVSEL: Sla							
	This bit is se							
	is cleared to							
	instantaneou					ed version of	of the pin in	put.
	NSSIN: NSS							
	This bit mimi					the NSS po	ort pin at the	e time that
	the register i		•	•				
	SRMT: Shift							
	This bit will b		·					U ,
	and there is							
	receive buffe				byte is trar	sferred to t	he shift reg	ister from
	the transmit							
	NOTE: SRM	T = 1 when	in Master I	Mode.				
Bit 0:	RXBMT: Red	ceive Buffer	Empty (Va	lid in Slave	Mode, read	only).		
	This bit will b	be set to log	jic 1 when t	he receive l	ouffer has b	een read a	nd contains	no new
	information.	If there is n	ew informat	tion availabl	e in the rece	eive buffer t	hat has not	been read,
	this bit will re	eturn to logi	c 0.					
	NOTE: RXB	MT = 1 whe	en in Maste	r Mode.				
								ata on MISO is
	sampled one				bit, to provid	e maximum :	settling time	for the slave
	device. See T	able 16.1 for	timing parar	neters.				

SFR Definition 16.1. SPI0CFG: SPI0 Configuration



C8051F310/1/2/3/4/5/6/7



* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.




Figure 16.10. SPI Slave Timing (CKPHA = 0)

* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

Figure 16.11. SPI Slave Timing (CKPHA = 1)



Parameter	Description	Min	Max	Units
Master Mode	Timing* (See Figure 16.8 and Figure 16.9)	I	I	
т _{мскн}	SCK High Time	1 x T _{SYSCLK}		ns
T _{MCKL}	SCK Low Time	1 x T _{SYSCLK}		ns
T _{MIS}	MISO Valid to SCK Shift Edge	1 x T _{SYSCLK} + 20		ns
т _{мін}	SCK Shift Edge to MISO Change	0		ns
Slave Mode T	iming* (See Figure 16.10 and Figure 16.11)			
T _{SE}	NSS Falling to First SCK Edge	2 x T _{SYSCLK}	—	ns
T _{SD}	Last SCK Edge to NSS Rising	2 x T _{SYSCLK}	—	ns
T _{SEZ}	NSS Falling to MISO Valid	_	4 x T _{SYSCLK}	ns
T _{SDZ}	NSS Rising to MISO High-Z		4 x T _{SYSCLK}	ns
т _{скн}	SCK High Time	5 x T _{SYSCLK}		ns
Т _{СКL}	SCK Low Time	5 x T _{SYSCLK}		ns
T _{SIS}	MOSI Valid to SCK Sample Edge	2 x T _{SYSCLK}		ns
T _{SIH}	SCK Sample Edge to MOSI Change	2 x T _{SYSCLK}		ns
Т _{SOH}	SCK Shift Edge to MISO Change	_	4 x T _{SYSCLK}	ns
T _{SLH}	Last SCK Edge to MISO Change (CKPHA = 1 ONLY)	6 x T _{SYSCLK}	8 x T _{SYSCLK}	ns
*Note: T _{SYSCL}	$_{\rm C}$ is equal to one period of the device system clock (S	YSCLK).	•	

Table 16.1. SPI Slave Timing Parameters

17.2. Timer 2

Timer 2 is a 16-bit timer formed by two 8-bit SFRs: TMR2L (low byte) and TMR2H (high byte). Timer 2 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T2SPLIT bit (TMR2CN.3) defines the Timer 2 operation mode.

Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 2 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

17.2.1. 16-bit Timer with Auto-Reload

When T2SPLIT (TMR2CN.3) is zero, Timer 2 operates as a 16-bit timer with auto-reload. Timer 2 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 2 reload registers (TMR2RLH and TMR2RLL) is loaded into the Timer 2 register as shown in Figure 17.4, and the Timer 2 High Byte Overflow Flag (TMR2CN.7) is set. If Timer 2 interrupts are enabled (if IE.5 is set), an interrupt will be generated on each Timer 2 overflow. Additionally, if Timer 2 interrupts are enabled and the TF2LEN bit is set (TMR2CN.5), an interrupt will be generated each time the lower 8 bits (TMR2L) overflow from 0xFF to 0x00.




Figure 17.4. Timer 2 16-Bit Mode Block Diagram



18. Programmable Counter Array

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and five 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "13.1. Priority Crossbar Decoder" on page 131 for details on configuring the Crossbar). The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each mode is described in Section "18.2. Capture/Compare Modules" on page 205). The external oscillator clock option is ideal for real-time clock (RTC) functionality, allowing the PCA to be clocked by a precision external oscillator while the internal oscillator drives the system clock. The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in Figure 18.1

Important Note: The PCA Module 4 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. Access to certain PCA registers is restricted while WDT mode is enabled. See **Section 18.3** for details.




Figure 18.1. PCA Block Diagram



18.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 18.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 18.2.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

Equation 18.2. 8-Bit PWM Duty Cycle

 $DutyCycle = \frac{(256 - PCA0CPHn)}{256}$

Using Equation 18.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.




Figure 18.8. PCA 8-Bit PWM Mode Diagram



Note that the 8-bit offset held in PCA0CPH4 is compared to the upper byte of the 16-bit PCA counter. This offset value is the number of PCA0L overflows before a reset. Up to 256 PCA clocks may pass before the first PCA0L overflow occurs, depending on the value of the PCA0L when the update is performed. The total offset is then given (in PCA clocks) by Equation 18.4, where PCA0L is the value of the PCA0L register at the time of the update.

Equation 18.4. Watchdog Timer Offset in PCA Clocks

 $Offset = (256 \times PCA0CPL4) + (256 - PCA0L)$

The WDT reset is generated when PCA0L overflows while there is a match between PCA0CPH4 and PCA0H. Software may force a WDT reset by writing a '1' to the CCF4 flag (PCA0CN.4) while the WDT is enabled.

18.3.2. Watchdog Timer Usage

To configure the WDT, perform the following tasks:

- Disable the WDT by writing a '0' to the WDTE bit.
- Select the desired PCA clock source (with the CPS2-CPS0 bits).
- Load PCA0CPL4 with the desired WDT update offset value.
- Configure the PCA Idle mode (set CIDL if the WDT should be suspended while the CPU is in Idle mode).
- Enable the WDT by setting the WDTE bit to '1'.
- Write a value to PCA0CPH4 to reload the WDT.

The PCA clock source and Idle mode select cannot be changed while the WDT is enabled. The watchdog timer is enabled by setting the WDTE or WDLCK bits in the PCA0MD register. When WDLCK is set, the WDT cannot be disabled until the next system reset. If WDLCK is not set, the WDT is disabled by clearing the WDTE bit.

The WDT is enabled following any reset. The PCA0 counter clock defaults to the system clock divided by 12, PCA0L defaults to 0x00, and PCA0CPL4 defaults to 0x00. Using Equation 18.4, this results in a WDT timeout interval of 256 system clock cycles. Table 18.3 lists some example timeout intervals for typical system clocks.

