



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	15
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c717-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2.2.4 PIE1 REGISTER

This register contains the individual enable bits for the peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

REGISTER 2-4: PERIPHERAL INTERRUPT ENABLE REGISTER 1 (PIE1: 8Ch)

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6 ADIE: A/D Converter Interrupt Enable bit

1 = Enables the A/D interrupt0 = Disables the A/D interrupt

bit 5-4 **Unimplemented:** Read as '0'

bit 3 SSPIE: Synchronous Serial Port Interrupt Enable bit

1 = Enables the SSP interrupt0 = Disables the SSP interrupt

bit 2 CCP1IE: CCP1 Interrupt Enable bit

1 = Enables the CCP1 interrupt0 = Disables the CCP1 interrupt

bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit

1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt

bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

2.2.2.8 PCON REGISTER

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR) to an external MCLR Reset or WDT Reset. Those devices with brown-out detection circuitry contain an additional bit to differentiate a Brown-out Reset condition from a Power-on Reset condition.

The PCON register also contains the frequency select bit of the INTRC or ER oscillator.

BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

REGISTER 2-8: POWER CONTROL REGISTER (PCON: 8Eh)

	U-0	U-0	U-0	U-0	R/W-1	U-0	R/W-q	R/W-q
	_	_	_	_	OSCF	_	POR	BOR
-	bit 7							bit 0

Note:

bit 7-4 Unimplemented: Read as '0'

bit 3 OSCF: Oscillator Speed bit

INTRC Mode

1 = 4 MHz nominal

0 = 37 kHz nominal

ER Mode

1 = Oscillator frequency depends on the external resistor value on the OSC1 pin.

0 = 37 kHz nominal All other modes

x = Ignored

bit 2 Unimplemented: Read as '0'

bit 1 POR: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOR: Brown-out Reset Status bit (See Section 2.2.2.8 Note)

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

To OSC2 Oscillator Circuit To Chip Clock Drivers Schmitt Trigger Input Buffer Data D Q VDD Bus EC Mode Q Р WR ___ PORTA CK\ Data Latch D Q Ν WR_ TRISA CK√ Q TRIS Latch INTRC Vss INTRC **RD TRISA** Schmitt Trigger Input Buffer Q D ΕN RD PORTA

FIGURE 3-6: **BLOCK DIAGRAM OF RA7/OSC1/CLKIN PIN**

6.2 Timer1 Oscillator

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 6-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 6-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 kHz	33 pF	33 pF
	100 kHz	15 pF	15 pF
	200 kHz	15 pF	15 pF

These values are for design guidance only.

- **Note 1:** Higher capacitance increases the stability of oscillator but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.

6.3 Timer1 Interrupt

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

6.4 Resetting Timer1 using a CCP Trigger Output

If the ECCP module is configured in Compare mode to generate a "special event trigger" (CCP1M<3:0> = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The spe	cial e	vent	trigg	ers from th	ne CC	P1
	module	will	not	set	interrupt	flag	bit
	TMR1IF	(PIR	1<0>).			

Timer1 must be configured for either timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from ECCP, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

TABLE 6-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	I	ı	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	_	ADIE	I	I	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
0Eh	TMR1L	Holding regis	ster for th	ne Least Signi	ificant Byte of	the 16-bit TM	R1 register			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding regis	Holding register for the Most Significant Byte of the 16-bit TMR1 register								uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

9.2.18 CONNECTION CONSIDERATIONS FOR I²C BUS

For Standard mode I^2C bus devices, the values of resistors R_p and R_s in Figure 9-31 depends on the following parameters

- · Supply voltage
- · Bus capacitance
- Number of connected devices (input current + leakage current).


The supply voltage limits the minimum value of resistor R_p due to the specified minimum sink current of 3 mA at Vol max = 0.4V for the specified output stages. For

example, with a supply voltage of VDD = $5V\pm10\%$ and VOL max = 0.4V at 3 mA, $R_{p \ min}$ = (5.5-0.4)/0.003 = 1.7 k Ω . VDD as a function of \textit{R}_{p} is shown in Figure 9-31. The desired noise margin of 0.1VDD for the low level limits the maximum value of \textit{R}_{s} . Series resistors are optional and used to improve ESD susceptibility.

The bus capacitance is the total capacitance of wire, connections, and pins. This capacitance limits the maximum value of R_p due to the specified rise time (Figure 9-31).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register, and controls the slew rate of the I/O pins when in I²C mode (master or slave).

FIGURE 9-31: SAMPLE DEVICE CONFIGURATION FOR I²C BUS



Note: I²C devices with input levels related to VDD must have one common supply line to which the pull-up resistor is also connected.

TABLE 9-3: REGISTERS ASSOCIATED WITH I²C OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	MCLR, WDT
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
0Dh	PIR2	LVDIF	_	_	_	BCLIF	_	_	CCP2IF	0 00	0 00
8Dh	PIE2	LVDIE	_	_	_	BCLIE	_	_	CCP2IE	0 00	0 00
13h	SSPBUF		Synch	ronous Ser	ial Port Re	ceive Buffe	r/Transmit F	Register		xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000
93h	SSPADD		Synd	chronous S	erial Port ((I ² C Mode)	Address Re	gister	2	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, $- = unimplemented read as '0'. Shaded cells are not used by the MSSP in <math>I^2C$ mode.

12.0 SPECIAL FEATURES OF THE

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- · Oscillator Selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- · Low-voltage detection
- SLEEP
- Code protection
- · ID locations
- · In-circuit serial programming (ICSP)

These devices have a Watchdog Timer, which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up type RESETS only (POR, BOR), designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The INTRC and ER oscillator options save system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

Additional information on special features is available in the PIC Mid-Range MCU Family Reference Manual, (DS33023).

12.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space.


Some of the core features provided may not be necessary to each application that a device may be used for. The configuration word bits allow these features to be configured/enabled/disabled as necessary. These features include code protection, Brown-out Reset and its trip point, the Power-up Timer, the watchdog timer and the devices Oscillator mode. As can be seen in Register 12-1, some additional configuration word bits have been provided for Brown-out Reset trip point selection.

12.2.4 ER MODE

For timing insensitive applications, the ER (External Resistor) Clock mode offers additional cost savings. Only one external component, a resistor connected to the OSC1 pin and Vss, is needed to set the operating frequency of the internal oscillator. The resistor draws a DC bias current which controls the oscillation frequency. In addition to the resistance value, the oscillator frequency will vary from unit to unit, and as a function of supply voltage and temperature. Since the controlling parameter is a DC current and not a capacitance, the particular package type and lead frame will not have a significant effect on the resultant frequency.

Figure 12-3 shows how the controlling resistor is connected to the PIC16C717/770/771. For REXT values below 38 k Ω , the oscillator operation may become unstable, or stop completely. For very high REXT values (e.g. 1M), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping REXT between 38 k Ω and 1 M Ω .

FIGURE 12-3: EXTERNAL RESISTOR



The Electrical Specification section shows the relationship between the REXT resistance value and the operating frequency as well as frequency variations due to operating temperature for given REXT and VDD values.

The ER Oscillator mode has two options that control the OSC2 pin. The first allows it to be used as a general purpose I/O port. The other configures the pin as CLK-OUT. The ER oscillator does not run during RESET.

12.2.5 INTRC MODE

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock at VDD = 5V and 25°C, see "Electrical Specifications" section for information on variation over voltage and temperature. The INTRC oscillator does not run during RESET.

12.2.6 CLKOUT

In the INTRC and ER modes, the PIC16C717/770/771 can be configured to provide a clock out signal by programming the configuration word. The oscillator frequency, divided by 4, can be used for test purposes or to synchronize other logic.

In the INTRC and ER modes, if the CLKOUT output is enabled, CLKOUT is held low during RESET.

12.2.7 DUAL SPEED OPERATION FOR ER AND INTRC MODES

A software programmable dual speed oscillator is available in either ER or INTRC Oscillator modes. This feature allows the applications to dynamically toggle the oscillator speed between normal and slow frequencies. The nominal slow frequency is 37 kHz. In ER mode, the slow speed operation is fixed and does not vary with resistor size. Applications that require low current power savings, but cannot tolerate putting the part into SLEEP, may use this mode.

The OSCF bit in the PCON register is used to control Dual Speed mode. See the PCON Register, Register 2-8, for details.

When changing the INTRC or ER internal oscillator speed, there is a period of time when the processor is inactive. When the speed changes from fast to slow, the processor inactive period is in the range of 100 μ S to 300 μ S. For speed change from slow to fast, the processor is in active for 1.25 μ S to 3.25 μ S.

IORLW	Inclusive OR Literal with W	MOVLW	Move Literal to W
Syntax:	[label] IORLW k	Syntax:	[label] MOVLW k
Operands:	$0 \leq k \leq 255$	Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)	Operation:	$k \rightarrow (W)$
Status Affected:	Z	Status Affected:	None
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.	Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

IORWF	Inclusive OR W with f	MOVWF	Move W to f		
Syntax:	[label] IORWF f,d	Syntax:	[label] MOVWF f		
Operands:	$0 \leq f \leq 127$	Operands:	$0 \leq f \leq 127$		
	d ∈ [0,1]	Operation:	$(W) \to (f)$		
Operation:	(W) .OR. (f) \rightarrow (destination)	Status Affected:	None		
Status Affected:	Z	Description:	Move data from W register to reg-		
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.	·	ister 'f'.		

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.

No Operation
[label] NOP
None
No operation
None
No operation.


NOTES:

TABLE 15-5: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param.	Sym	Characteristic			Min	Typ†	Max	Units	Conditions
No.									
40*	Tt0H	T0CKI High Pulse W	idth	No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	TOCKI Low Pulse Width		0.5Tcy + 20	_	_	ns	Must also meet
					10	_	_	ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	_	_	ns	
				With Prescaler	Greater of:	_	_	ns	N = prescale value
					20 or <u>Tcy + 40</u> N				(2, 4,, 256)
45*	Tt1H	T1CKI High Time	Synchronous, F	Prescaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
			Synchronous,	PIC16 C 717/770/771	15	_	_	ns	parameter 47
			Prescaler = 2,4,8	PIC16 LC 717/770/771	25	_	_	ns	
			Asynchronous	PIC16 C 717/770/771	30	_	_	ns	
				PIC16 LC 717/770/771	50	_	_	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, F	Prescaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
			Synchronous,	PIC16 C 717/770/771	15	_	_	ns	parameter 47
			Prescaler = 2,4,8	PIC16 LC 717/770/771	25	_	_	ns	
			Asynchronous	PIC16 C 717/770/771	30	_	_	ns	
				PIC16 LC 717/770/771	50	_	_	ns	
47*	Tt1P	T1CKI input period	Synchronous	PIC16 C 717/770/771	Greater of: 30 OR TCY + 40 N	_	_	ns	N = prescale value (1, 2, 4, 8)
				PIC16 LC 717/770/771	Greater of: 50 OR TCY + 40 N	_	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16 C 717/770/771	60	_		ns	
				PIC16 LC 717/770/771	100	_	_	ns	
	Ft1	Timer1 oscillator inp			DC	_	50	kHz	
		(oscillator enabled b	, ,	,					
48	Tcke2tmr1	Delay from external	-		2Tosc	_	7Tosc	_	

These parameters are characterized but not tested.

FIGURE 15-11: ENHANCED CAPTURE/COMPARE/PWM TIMINGS (ECCP)



[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 15-6: ENHANCED CAPTURE/COMPARE/PWM REQUIREMENTS (ECCP)

Param. No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions	
50*	TccL	CCP1 input low	No Prescaler		0.5Tcy + 20	_		ns	
		time		PIC16 C 717/770/771	10	_	_	ns	
			With Prescaler	PIC16 LC 717/770/771	20	_	_	ns	
51* TccH		H CCP1 input high	No Prescaler		0.5Tcy + 20	_	_	ns	
		time	With Prescaler	PIC16 C 717/770/771	10	_	_	ns	
				PIC16 LC 717/770/771	20	_	_	ns	
52*	TccP	CCP1 input period	CCP1 input period			_	_	ns	N = prescale value (1, 4 or 16)
53*	TccR	CCP1 output fall ti	me	PIC16 C 717/770/771	_	10	25	ns	
				PIC16 LC 717/770/771	_	25	45	ns	
54*	4* TccF CCP1 output fall time		PIC16 C 717/770/771	_	10	25	ns		
				PIC16 LC 717/770/771	_	25	45	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

15.4.3 PROGRAMMABLE BROWN-OUT RESET MODULE (PBOR)

TABLE 15-9: DC CHARACTERISTICS: PBOR

Standard Operating Conditions (unless otherwise stated)

Operating temperature 0°C \leq TA \leq +70°C for commercial -40°C \leq TA \leq +85°C for industrial

-40°C ≤ TA ≤ +125°C for extended

Operating voltage VDD range as described in DC Characteristics Section 15.1.

Param. No.	Charac	Symbol	Min	Тур	Max	Units	Conditions	
D005	BOR Voltage	BORV<1:0> = 11		2.5	2.58	2.66		
		BORV<1:0> = 10	VBOR	2.7	2.78	2.86	V	
		BORV<1:0> = 01	VBOR	4.2	4.33	4.46	V	
		BORV<1:0> = 00		4.5	4.64	4.78		

15.4.4 VREF MODULE

DC CHARACTERISTICS

DC CHARACTERISTICS

TABLE 15-10: DC CHARACTERISTICS: VREF

Standard Operating Conditions (unless otherwise stated)

Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial

-40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended

Operating voltage VDD range as described in DC Characteristics

Section 15.1.

	Gection 15.1.								
Param. No.	Symbol	Characteristic	Min	Тур†	Max	Units		Conditions	
D400	VRL	Output Voltage	2.0	2.048	2.1	V	$VDD \ge 2.7V$,	-40°C ≤ TA ≤ +85°C	
	VRH		4.0	4.096	4.2	V	$V \text{DD} \geq 4.5 \text{V},$	$-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$	
D400A	VRL	Output Voltage	1.9	2.048	2.2	V	$V \text{DD} \geq 2.7 V,$	$-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$	
	VRH		4.0	4.096	4.3	V	$V \text{DD} \geq 4.5 \text{V},$	$-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$	
D404*	IVREFSO	External Load Source	_	_	5	mA			
D405*	IVREFSI	External Load Sink	_	_	-5	mA			
*	CL	External Capacitor Load	_	_	200	pF			
D406*	∆Vout/	VRH Load Regulation	_	0.6	1	mV/mA	Vdd ≥ 5V	ISOURCE = 0 mA to 5 mA	
	∆lout		_	1	4			ISINK = 0 mA to 5 mA	
		VRL Load Regulation	_	0.6	1		VDD ≥ 3V	ISOURCE = 0 mA to 5 mA	
			_	2	4			ISINK = 0 mA to 5 mA	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 15-21: SPI SLAVE MODE TIMING (CKE = 1)

TABLE 15-20: SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param. No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
70*	TssL2scH, TssL2scL	SS to SCK or SCK↑ inpu	t	Tcy	_	_	ns	
71*	TscH	SCK input high time	Continuous	1.25Tcy + 30	_	_	ns	
71A*		(Slave mode)	Single Byte	40	_	_	ns	Note 1
72*	TscL	SCK input low time	Continuous	1.25Tcy + 30	_		ns	
72A*		(Slave mode)	Single Byte	40	_		ns	Note 1
73A*	Тв2в	Last clock edge of Byte1 to edge of Byte2	1.5Tcy + 40	_	_	ns	Note 1	
74*	TscH2diL, TscL2diL	Hold time of SDI data input	100	_	_	ns		
75*	TdoR	SDO data output rise time PIC16 C XXX		_	10	25	ns	
			PIC16 LC XXX		20	45	ns	
76*	TdoF	SDO data output fall time		_	10	25	ns	
77*	TssH2doZ	SS↑ to SDO output hi-impe	dance	10	_	50	ns	
78*	TscR	SCK output rise time (Mas-	PIC16CXXX	_	10	25	ns	
		ter mode)	PIC16LCXXX	_	20	45	ns	
79*	TscF	SCK output fall time (Maste	r mode)	_	10	25	ns	
80*	TscH2doV,	SDO data output valid after	PIC16CXXX	_	_	50	ns	
	TscL2doV	SCK edge	PIC16LCXXX	_	_	100	ns	
82*	TssL2doV	SDO data output valid after	PIC16CXXX	_	_	50	ns	
		SS↓ edge	PIC16LCXXX	_	_	100	ns	
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	_	_	ns	

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.


The FOSC IDD was determined using an external sinusoidal clock source with a peak amplitude ranging from VSS to VDD.

6.0 5.0 5.5V (**WW**) 3.0 2.0 2.5V 1.0 6.00 10.00 12.00 14.00 16.00 18.00 20.00 4.00 8.00 Fosc (MHz)

FIGURE 16-1: MAXIMUM IDD VS. FOSC OVER VDD (HS MODE)


-20.0

-25.0



-10.0

-15.0




0.0

-5.0

17.8 20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		INCHES*		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		20			20	
Pitch	р		.026			0.65	
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Overall Width	Е	.299	.309	.322	7.59	7.85	8.18
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38
Overall Length	D	.278	.284	.289	7.06	7.20	7.34
Foot Length	L	.022	.030	.037	0.56	0.75	0.94
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25
Foot Angle	ф	0	4	8	0.00	101.60	203.20
Lead Width	В	.010	.013	.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

^{*} Controlling Parameter

Notes:

 $\ \, \text{Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed}$

.010" (0.254mm) per side.

JEDEC Equivalent: MO-150

Drawing No. C04-072

[§] Significant Characteristic

APPENDIX B: DEVICE

DIFFERENCES

The differences between the devices in this data sheet are listed in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

Difference PIC16C717		PIC16C770	PIC16C771		
Program Memory	2K	2K	4K		
A/D 6 channels, 10 bits		6 channels, 12 bits	6 channels, 12 bits		
Dedicated AVDD Not available and AVss		Available	Available		
Packages	18-pin PDIP, 18-pin windowed CERDIP, 18-pin SOIC, 20-pin SSOP	20-pin PDIP, 20-pin windowed CERDIP, 20-pin SOIC, 20-pin SSOP	20-pin PDIP, 20-pin windowed CERDIP, 20-pin SOIC, 20-pin SSOP		

1		BTFSS	
I/O Ports	25	CALL	
I ² C	76	CLRF	
I ² C Master Mode Reception	89	CLRW	
I ² C Master Mode Restart Condition		CLRWDT	
I ² C Mode Selection	76	COMF	
I ² C Module		DECF	
Acknowledge Sequence timing	91	DECFSZ	
Addressing	77	GOTO	
Baud Rate Generator		INCF	
Block Diagram	83	INCFSZ	
BRG Block Diagram	84	IORLW	
BRG Reset due to SDA Collision		IORWF	
BRG Timing		MOVF	
Bus Arbitration		MOVLW	
Bus Collision		MOVWF	
Acknowledge		NOP	
Restart Condition		RETFIE	
Restart Condition Timing (Case1)	97	RETLW	
Restart Condition Timing (Case2)		RETURN	
Start Condition		RLF	
Start Condition Timing		RRF	
Stop Condition		SLEEP	
Stop Condition Timing (Case1)		SUBLW	
Stop Condition Timing (Case2)		SUBWF	
Transmit Timing		SWAPF	
Bus Collision timing		XORLW	
Clock Arbitration		XORWF	
Clock Arbitration Timing (Master Transmit)		Summary Table	134
Conditions to not give ACK Pulse		INT Interrupt (RB0/INT). See Interrupt Sources	4.0
General Call Address Support		INTCON Bogistor	
Master Mode		INTCON Register	
Master Mode 7-bit Reception timing		GIE Bit	
Master Mode Operation		INTE Bit	
Master Mode Start Condition		INTF Bit PEIE Bit	
Master Mode Transmission		RBIE Bit	
Master Mode Transmit Sequence		RBIF Bit	
Multi-Master Communication		TOIE Bit	,
Multi-master Mode		TOIF Bit	
Operation		Inter-Integrated Circuit (I ² C)	
Repeat Start Condition timing		internal sampling switch (Rss) impedence	
Slave Mode		Interrupt Sources	
Slave Reception		Block Diagram	
Slave Transmission		Capture Complete (ECCP)	
SSPBUF		Compare Complete (ECCP)	
Stop Condition Receive or Transmit timing		RB0/INT Pin, External	
Stop Condition timing		TMR0 Overflow	
Waveforms for 7-bit Reception		TMR1 Overflow	
Waveforms for 7-bit Transmission		TMR2 to PR2 Match	
I ² C Slave Mode		TMR2 to PR2 Match (PWM)	
ICEPIC In-Circuit Emulator		Interrupts	
ID Locations	,	Synchronous Serial Port Interrupt	18
In-Circuit Serial Programming (ICSP)		Interrupts, Context Saving During	
INDF.		Interrupts, Enable Bits	
INDF Register		A/D Converter Enable (ADIE Bit)	17
Indirect Addressing		CCP1 Enable (CCP1IE Bit)	
FSR Register		Global Interrupt Enable (GIE Bit)	
Instruction Format		Interrupt-on-Change (RB7:RB4) Enable	10, 121
Instruction Set		(RBIE Bit)	16 128
ADDLW		Peripheral Interrupt Enable (PEIE Bit)	
AND W		PSP Read/Write Enable (PSPIE Bit)	
ANDWE		RB0/INT Enable (INTE Bit)	
ANDWF		SSP Enable (SSPIE Bit)	
BCF		TMR0 Overflow Enable (T0IE Bit)	
BSF		TMR1 Overflow Enable (TMR1IE Bit)	
BTFSC	130		

NOTES:

P	IC1	16	C_{2}	71	7/	77	70	<i> </i> 7	71

	~	 -	_
N	()	 •	•