




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                               |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                        |
| Core Processor             | PIC                                                                                                                                                           |
| Core Size                  | 8-Bit                                                                                                                                                         |
| Speed                      | 20MHz                                                                                                                                                         |
| Connectivity               | I <sup>2</sup> C, SPI                                                                                                                                         |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                         |
| Number of I/O              | 15                                                                                                                                                            |
| Program Memory Size        | 7KB (4K x 14)                                                                                                                                                 |
| Program Memory Type        | OTP                                                                                                                                                           |
| EEPROM Size                | -                                                                                                                                                             |
| RAM Size                   | 256 x 8                                                                                                                                                       |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 5.5V                                                                                                                                                     |
| Data Converters            | A/D 6x12b                                                                                                                                                     |
| Oscillator Type            | Internal                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                             |
| Mounting Type              | Through Hole                                                                                                                                                  |
| Package / Case             | 20-DIP (0.300", 7.62mm)                                                                                                                                       |
| Supplier Device Package    | 20-PDIP                                                                                                                                                       |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16c771-i-p">https://www.e-xfl.com/product-detail/microchip-technology/pic16c771-i-p</a> |

# PIC16C717/770/771

TABLE 1-1: PIC16C717/770/771 PINOUT DESCRIPTION (CONTINUED)

| Name                | Function | Input Type | Output Type | Description                             |
|---------------------|----------|------------|-------------|-----------------------------------------|
| RB6/T1OSO/T1CKI/P1C | RB6      | TTL        | CMOS        | Bi-directional I/O <sup>(1)</sup>       |
|                     | T1OSO    |            | XTAL        | Crystal/Resonator                       |
|                     | T1CKI    | CMOS       |             | TMR1 clock input                        |
|                     | P1C      |            | CMOS        | PWM P1C output                          |
| RB7/T1OSI/P1D       | RB7      | TTL        | CMOS        | Bi-directional I/O <sup>(1)</sup>       |
|                     | T1OSI    | XTAL       |             | TMR1 crystal/resonator                  |
|                     | P1D      |            | CMOS        | PWM P1D output                          |
| Vss                 | Vss      | Power      |             | Ground reference for logic and I/O pins |
| VDD                 | VDD      | Power      |             | Positive supply for logic and I/O pins  |
| AVss <sup>(2)</sup> | AVss     | Power      |             | Ground reference for analog             |
| AVDD <sup>(2)</sup> | AVDD     | Power      |             | Positive supply for analog              |

**Note 1:** Bit programmable pull-ups.

**2:** Only in PIC16C770/771 devices.

**FIGURE 2-3: REGISTER FILE MAP**

 Unimplemented data memory locations, read as '0'.  
 \* Not a physical register.

# PIC16C717/770/771

**TABLE 2-1: PIC16C717/770/771 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)**

| Address              | Name       | Bit 7                                                                                          | Bit 6   | Bit 5                    | Bit 4                                                    | Bit 3                         | Bit 2                    | Bit 1  | Bit 0                          | Value on:<br>POR,<br>BOR | Details<br>on<br>Page: |
|----------------------|------------|------------------------------------------------------------------------------------------------|---------|--------------------------|----------------------------------------------------------|-------------------------------|--------------------------|--------|--------------------------------|--------------------------|------------------------|
| Bank 1               |            |                                                                                                |         |                          |                                                          |                               |                          |        |                                |                          |                        |
| 80h <sup>(3)</sup>   | INDF       | Addressing this location uses contents of FSR to address data memory (not a physical register) |         |                          |                                                          |                               |                          |        |                                | 0000 0000                | 23                     |
| 81h                  | OPTION_REG | $\overline{\text{RBP}}\text{U}$                                                                | INTEDG  | T0CS                     | T0SE                                                     | PSA                           | PS2                      | PS1    | PS0                            | 1111 1111                | 15                     |
| 82h <sup>(3)</sup>   | PCL        | Program Counter's (PC) Least Significant Byte                                                  |         |                          |                                                          |                               |                          |        |                                | 0000 0000                | 22                     |
| 83h <sup>(3)</sup>   | STATUS     | IRP                                                                                            | RP1     | RP0                      | $\overline{\text{T}}\text{O}$                            | $\overline{\text{P}}\text{D}$ | Z                        | DC     | C                              | 0001 1xxx                | 14                     |
| 84h <sup>(3)</sup>   | FSR        | Indirect data memory address pointer                                                           |         |                          |                                                          |                               |                          |        |                                | xxxx xxxx                | 23                     |
| 85h                  | TRISA      | PORTA Data Direction Register                                                                  |         |                          |                                                          |                               |                          |        |                                | 1111 1111                | 25                     |
| 86h                  | TRISB      | PORTB Data Direction Register                                                                  |         |                          |                                                          |                               |                          |        |                                | 1111 1111                | 33                     |
| 87h                  | —          | Unimplemented                                                                                  |         |                          |                                                          |                               |                          |        |                                | —                        | —                      |
| 88h                  | —          | Unimplemented                                                                                  |         |                          |                                                          |                               |                          |        |                                | —                        | —                      |
| 89h                  | —          | Unimplemented                                                                                  |         |                          |                                                          |                               |                          |        |                                | —                        | —                      |
| 8Ah <sup>(1,3)</sup> | PCLATH     | —                                                                                              | —       | —                        | Write Buffer for the upper 5 bits of the Program Counter |                               |                          |        |                                | ---0 0000                | 22                     |
| 8Bh <sup>(3)</sup>   | INTCON     | GIE                                                                                            | PEIE    | T0IE                     | INTE                                                     | RBIE                          | T0IF                     | INTF   | RBIF                           | 0000 000x                | 16                     |
| 8Ch                  | PIE1       | —                                                                                              | ADIE    | —                        | —                                                        | SSPIE                         | CCP1IE                   | TMR2IE | TMR1IE                         | -0-- 0000                | 17                     |
| 8Dh                  | PIE2       | LVDIE                                                                                          | —       | —                        | —                                                        | BCLIE                         | —                        | —      | —                              | 0--- 0---                | 19                     |
| 8Eh                  | PCON       | —                                                                                              | —       | —                        | —                                                        | OSCF                          | —                        | POR    | $\overline{\text{B}}\text{OR}$ | ---- 1-qq                | 21                     |
| 8Fh                  | —          | Unimplemented                                                                                  |         |                          |                                                          |                               |                          |        |                                | —                        | —                      |
| 90h                  | —          | Unimplemented                                                                                  |         |                          |                                                          |                               |                          |        |                                | —                        | —                      |
| 91h                  | SSPCON2    | GCEN                                                                                           | ACKSTAT | ACKDT                    | ACKEN                                                    | RCEN                          | PEN                      | RSEN   | SEN                            | 0000 0000                | 69                     |
| 92h                  | PR2        | Timer2 Period Register                                                                         |         |                          |                                                          |                               |                          |        |                                | 1111 1111                | 52                     |
| 93h                  | SSPADDD    | Synchronous Serial Port (I <sup>2</sup> C mode) Address Register                               |         |                          |                                                          |                               |                          |        |                                | 0000 0000                | 76                     |
| 94h                  | SSPSTAT    | SMP                                                                                            | CKE     | D/ $\overline{\text{A}}$ | P                                                        | S                             | R/ $\overline{\text{W}}$ | UA     | BF                             | 0000 0000                | 66                     |
| 95h                  | WPUB       | PORTB Weak Pull-up Control                                                                     |         |                          |                                                          |                               |                          |        |                                | 1111 1111                | 34                     |
| 96h                  | IOCB       | PORTB Interrupt on Change Control                                                              |         |                          |                                                          |                               |                          |        |                                | 1111 0000                | 34                     |
| 97h                  | P1DEL      | PWM 1 Delay value                                                                              |         |                          |                                                          |                               |                          |        |                                | 0000 0000                | 62                     |
| 98h                  | —          | Unimplemented                                                                                  |         |                          |                                                          |                               |                          |        |                                | —                        | —                      |
| 99h                  | —          | Unimplemented                                                                                  |         |                          |                                                          |                               |                          |        |                                | —                        | —                      |
| 9Ah                  | —          | Unimplemented                                                                                  |         |                          |                                                          |                               |                          |        |                                | —                        | —                      |
| 9Bh                  | REFCON     | VRHEN                                                                                          | VRLEN   | VRHOEN                   | VRLOEN                                                   | —                             | —                        | —      | —                              | 0000 ----                | 102                    |
| 9Ch                  | LVDCON     | —                                                                                              | —       | BGST                     | LVDEN                                                    | LVV3                          | LVV2                     | LVV1   | LVV0                           | --00 0101                | 101                    |
| 9Dh                  | ANSEL      | —                                                                                              | —       | Analog Channel Select    |                                                          |                               |                          |        |                                | --11 1111                | 25                     |
| 9Eh                  | ADRESL     | A/D Low Byte Result Register                                                                   |         |                          |                                                          |                               |                          |        |                                | xxxx xxxx                | 107                    |
| 9Fh                  | ADCON1     | ADFM                                                                                           | VCFG2   | VCFG1                    | VCFG0                                                    | —                             | —                        | —      | —                              | 0000 ----                | 107                    |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.

Shaded locations are unimplemented, read as '0'.

**Note 1:** The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

**2:** Other (non Power-up) Resets include external RESET through  $\overline{MCLR}$  and Watchdog Timer Reset.

**3:** These registers can be addressed from any bank.

# PIC16C717/770/771

## 2.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the peripheral interrupts.

**Note:** Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

### REGISTER 2-5: PERIPHERAL INTERRUPT REGISTER 1 (PIR1: 0Ch)


| U-0   | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0  | R/W-0  | R/W-0  |
|-------|-------|-----|-----|-------|--------|--------|--------|
| —     | ADIF  | —   | —   | SSPIF | CCP1IF | TMR2IF | TMR1IF |
| bit 7 |       |     |     |       |        |        | bit 0  |

- bit 7 **Unimplemented:** Read as '0'.
- bit 6 **ADIF:** A/D Converter Interrupt Flag bit  
 1 = An A/D conversion completed  
 0 = The A/D conversion is not complete
- bit 5-4 **Unimplemented:** Read as '0'
- bit 3 **SSPIF:** Synchronous Serial Port (SSP) Interrupt Flag  
 1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from the Interrupt Service Routine. The conditions that will set this bit are:  
SPI  
 A transmission/reception has taken place.  
I<sup>2</sup>C Slave / Master  
 A transmission/reception has taken place.  
I<sup>2</sup>C Master  
 The initiated START condition was completed by the SSP module.  
 The initiated STOP condition was completed by the SSP module.  
 The initiated Restart condition was completed by the SSP module.  
 The initiated Acknowledge condition was completed by the SSP module.  
 A START condition occurred while the SSP module was IDLE (Multi-master system).  
 A STOP condition occurred while the SSP module was IDLE (Multi-master system).  
 0 = No SSP interrupt condition has occurred.
- bit 2 **CCP1IF:** CCP1 Interrupt Flag bit  
Capture Mode  
 1 = A TMR1 register capture occurred (must be cleared in software)  
 0 = No TMR1 register capture occurred  
Compare Mode  
 1 = A TMR1 register compare match occurred (must be cleared in software)  
 0 = No TMR1 register compare match occurred  
PWM Mode  
 Unused in this mode
- bit 1 **TMR2IF:** TMR2 to PR2 Match Interrupt Flag bit  
 1 = TMR2 to PR2 match occurred (must be cleared in software)  
 0 = No TMR2 to PR2 match occurred
- bit 0 **TMR1IF:** TMR1 Overflow Interrupt Flag bit  
 1 = TMR1 register overflowed (must be cleared in software)  
 0 = TMR1 register did not overflow

#### Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 - n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

**FIGURE 3-9: BLOCK DIAGRAM OF RB6/T1OSO/T1CKI/P1C**




# PIC16C717/770/771

## 8.3 PWM Mode

In Pulse Width Modulation (PWM) mode, the ECCP module produces up to a 10-bit resolution PWM output. Figure 8-3 shows the simplified PWM block diagram.

**FIGURE 8-3: SIMPLIFIED PWM BLOCK DIAGRAM**



### 8.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

$$\text{PWM PERIOD} = \frac{[(\text{PR2}) + 1] \cdot 4 \cdot \text{TOSC}}{(\text{TMR2 PRESCALE VALUE})}$$


PWM frequency is defined as  $1 / [\text{PWM period}]$ .

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

**Note:** The Timer2 postscaler (see Section 7.0) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

FIGURE 8-9: EXAMPLE OF FULL-BRIDGE APPLICATION



# PIC16C717/770/771

## 8.3.7 SYSTEM IMPLEMENTATION

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins. When the microcontroller powers up, all of the I/O pins are in the high-impedance state. The external pull-up and pull-down resistors must keep the power switch devices in the off state until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

## 8.3.8 START-UP CONSIDERATIONS

Prior to enabling the PWM outputs, the P1A, P1B, P1C and P1D latches may not be in the proper states. Enabling the TRISB bits for output at the same time with the CCP module may cause damage to the power switch devices. The CCP1 module must be enabled in the proper Output mode with the TRISB bits enabled as inputs. Once the CCP1 completes a full PWM cycle, the P1A, P1B, P1C and P1D output latches are properly initialized. At this time, the TRISB bits can be enabled for outputs to start driving the power switch devices. The completion of a full PWM cycle is indicated by the TMR2IF bit going from a '0' to a '1'.

## 8.3.9 SET UP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP module for PWM operation:

1. Configure the PWM module:
  - a) Disable the CCP1/P1A, P1B, P1C and/or P1D outputs by setting the respective TRISB bits.
  - b) Set the PWM period by loading the PR2 register.
  - c) Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
  - d) Configure the ECCP module for the desired PWM operation by loading the CCP1CON register. With the CCP1M<3:0> bits select the active high/low levels for each PWM output. With the PWM1M<1:0> bits select one of the available Output modes: Single, Half-Bridge, Full-Bridge, Forward or Full-Bridge Reverse.
  - e) For Half-Bridge Output mode, set the dead-band delay by loading the P1DEL register.
2. Configure and start TMR2:
  - a) Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit in the PIR1 register.
  - b) Set the TMR2 prescale value by loading the T2CKPS<1:0> bits in the T2CON register.
  - c) Enable Timer2 by setting the TMR2ON bit in the T2CON register.
3. Enable PWM outputs after a new cycle has started:
  - a) Wait until TMR2 overflows (TMR2IF bit becomes a '1'). The new PWM cycle begins here.
  - b) Enable the CCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRISB bits.

**TABLE 8-3: REGISTERS ASSOCIATED WITH PWM**

| Address              | Name    | Bit 7                               | Bit 6   | Bit 5   | Bit 4   | Bit 3   | Bit 2  | Bit 1   | Bit 0   | Value on POR, BOR | Value on all other RESETS |
|----------------------|---------|-------------------------------------|---------|---------|---------|---------|--------|---------|---------|-------------------|---------------------------|
| 0Bh, 8Bh, 10Bh, 18Bh | INTCON  | GIE                                 | PEIE    | TOIE    | INTE    | RBIE    | TOIF   | INTF    | RBIG    | 0000 000x         | 0000 000u                 |
| 0Ch                  | PIR1    | —                                   | ADIF    | —       | —       | SSPIF   | CCP1IF | TMR2IF  | TMR1IF  | -0-- 0000         | -0-- 0000                 |
| 8Ch                  | PIE1    | —                                   | ADIE    | —       | —       | SSPIE   | CCP1IE | TMR2IE  | TMR1IE  | -0-- 0000         | -0-- 0000                 |
| 86h, 186h            | TRISB   | PORTB Data Direction Register       |         |         |         |         |        |         |         | 1111 1111         | 1111 1111                 |
| 11h                  | TMR2    | Timer2 register                     |         |         |         |         |        |         |         | 0000 0000         | 0000 0000                 |
| 92h                  | PR2     | Timer2 period register              |         |         |         |         |        |         |         | 1111 1111         | 1111 1111                 |
| 12h                  | T2CON   | —                                   | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000         | -000 0000                 |
| 15h                  | CCPR1L  | Capture/Compare/PWM register1 (LSB) |         |         |         |         |        |         |         | xxxx xxxx         | uuuu uuuu                 |
| 17h                  | CCP1CON | PWM1M1                              | PWM1M0  | DC1B1   | DC1B0   | CCP1M3  | CCP1M2 | CCP1M1  | CCP1M0  | 0000 0000         | 0000 0000                 |
| 97h                  | P1DEL   | PWM1 Delay value                    |         |         |         |         |        |         |         | 0000 0000         | 0000 0000                 |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by ECCP module in PWM mode.

**PIC16C717/770/771**

## 9.1 SPI Mode

The SPI mode allows eight bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO)
- Serial Data In (SDI)
- Serial Clock (SCK)

Additionally, a fourth pin may be used when in a Slave mode of operation:

- Slave Select ( $\overline{SS}$ )


### 9.1.1 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master Mode (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data input sample phase  
(middle or end of data output time)
- Clock edge  
(output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select Mode (Slave mode only)


Figure 9-1 shows the block diagram of the MSSP module when in SPI mode.

**FIGURE 9-1: MSSP BLOCK DIAGRAM (SPI MODE)**



The MSSP consists of a transmit/receive Shift Register (SSPSR) and a Buffer Register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF (PIR1<3>), are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit WCOL (SSPCON<7>) will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

### FIGURE 9-9: I<sup>2</sup>C SLAVE MODE FOR RECEPTION (10-BIT ADDRESS)



## 11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has six inputs for the PIC16C717/770/771.

The PIC16C717 analog-to-digital converter (A/D) allows conversion of an analog input signal to a corresponding 10-bit digital value, while the A/D converter in the PIC16C770/771 allows conversion to a corresponding 12-bit digital value. The A/D module has up to 6 analog inputs, which are multiplexed into one sample and hold. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltages are software selectable to either the device's analog positive and negative supply voltages ( $AV_{DD}/AV_{SS}$ ), the voltage level on the  $V_{REF+}$  and  $V_{REF-}$  pins, or internal voltage references if enabled ( $VRH$ ,  $VRL$ ).

The A/D converter can be triggered by setting the  $GO/DONE$  bit, or by the special event Compare mode of the ECCP module. When conversion is complete, the  $GO/DONE$  bit returns to '0', the  $ADIF$  bit in the  $PIR1$  register is set, and an A/D interrupt will occur, if enabled.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The A/D module has four registers. These registers are:

- A/D Result Register Low  $ADRESL$
- A/D Result Register High  $ADRESH$
- A/D Control Register 0 ( $ADCON0$ )
- A/D Control Register 1 ( $ADCON1$ )

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off and any conversion is aborted.

### 11.1 Control Registers

The  $ADCON0$  register, shown in Register 11-1, controls the operation of the A/D module. The  $ADCON1$  register, shown in Register 11-2, configures the functions of the port pins, the voltage reference configuration and the result format. The  $ANSEL$  register, shown in Register 3-1, selects between the Analog or Digital Port Pin modes. The port pins can be configured as analog inputs or as digital I/O.

The combination of the  $ADRESH$  and  $ADRESL$  registers contain the result of the A/D conversion. The register pair is referred to as the  $ADRES$  register. When the A/D conversion is complete, the result is loaded into  $ADRES$ , the  $GO/DONE$  bit ( $ADCON0<2>$ ) is cleared, and the A/D interrupt flag  $ADIF$  is set. The block diagram of the A/D module is shown in Figure 11-3.

## 11.4 A/D Conversions

Example 11-1 shows an example that performs an A/D conversion. The port pins are configured as analog inputs. The analog reference VREF+ is the device AVDD and the analog reference VREF- is the device AVSS. The A/D interrupt is enabled and the A/D conversion clock is TRC. The conversion is performed on the AN0 channel.

### EXAMPLE 11-1: PERFORMING AN A/D CONVERSION

```
BSF    STATUS, RP0    ;Select Bank 1
CLRf    ADCON1        ;Configure A/D Voltage Reference
MOVLW   0x01
MOVWF   ANSEL         ;disable AN0 digital input buffer
MOVWF   TRISA         ;RA0 is input mode
BSF     PIE1, ADIE     ;Enable A/D interrupt
BCF     STATUS, RP0    ;Select Bank 0
MOVLW   0xC1          ;RC clock, A/D is on,
                        ;Ch 0 is selected
MOVWF   ADCON0        ;
BCF     PIR1, ADIF     ;Clear A/D Int Flag
BSF     INTCON, PEIE   ;Enable Peripheral
BSF     INTCON, GIE     ;Enable All Interrupts
;
; Ensure that the required sampling time for the
; selected input channel has lapsed. Then the
; conversion may be started.
BSF     ADCON0, GO     ;Start A/D Conversion
:       ;The ADIF bit will be
        ;set and the GO/DONE bit
:       ;cleared upon completion-
        ;of the A/D conversion.
; Wait for A/D completion and read ADRESH:ADRESL for result.
```

## 12.8 Time-out Sequence

On power-up, the time-out sequence is as follows: First PWRT time-out is invoked by the POR pulse. When the PWRT delay expires, the Oscillator Start-up Timer is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 12-6, Figure 12-7, Figure 12-8 and Figure 12-9 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if  $\overline{\text{MCLR}}$  is kept low long enough, the time-outs will expire. Then bringing  $\overline{\text{MCLR}}$  high will begin execution immediately (Figure 12-8). This is useful for testing purposes or to synchronize more than one PIC® microcontroller operating in parallel.

Table 12-5 shows the RESET conditions for some special function registers, while Table 12-6 shows the RESET conditions for all the registers.

## 12.9 Power Control/STATUS Register (PCON)

The Power Control/STATUS Register, PCON, has two status bits that provide indication of which power-up type RESET occurred.

Bit0 is Brown-out Reset Status bit,  $\overline{\text{BOR}}$ . The  $\overline{\text{BOR}}$  bit is unknown upon a POR.  $\overline{\text{BOR}}$  must be set by the user and checked on subsequent RESETS to see if bit  $\overline{\text{BOR}}$  cleared, indicating a BOR occurred.

Bit1 is  $\overline{\text{POR}}$  (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

**TABLE 12-3: TIME-OUT IN VARIOUS SITUATIONS**

| Oscillator Configuration | Power-up                     |                              | Brown-out        | Wake-up from SLEEP |
|--------------------------|------------------------------|------------------------------|------------------|--------------------|
|                          | $\overline{\text{PWRT}} = 0$ | $\overline{\text{PWRT}} = 1$ |                  |                    |
| XT, HS, LP               | TPWRT + 1024TOSC             | 1024TOSC                     | TPWRT + 1024TOSC | 1024TOSC           |
| EC, ER, INTRC            | TPWRT                        | —                            | TPWRT            | —                  |

**TABLE 12-4: STATUS BITS AND THEIR SIGNIFICANCE**

| $\overline{\text{POR}}$ | $\overline{\text{BOR}}$ | $\overline{\text{TO}}$ | $\overline{\text{PD}}$ |                                                                             |
|-------------------------|-------------------------|------------------------|------------------------|-----------------------------------------------------------------------------|
| 0                       | x                       | 1                      | 1                      | Power-on Reset                                                              |
| 0                       | x                       | 0                      | x                      | Illegal, $\overline{\text{TO}}$ is set on $\overline{\text{POR}}$           |
| 0                       | x                       | x                      | 0                      | Illegal, $\overline{\text{PD}}$ is set on $\overline{\text{POR}}$           |
| 1                       | 0                       | 1                      | 1                      | Brown-out Reset                                                             |
| 1                       | 1                       | 0                      | 1                      | WDT Reset                                                                   |
| 1                       | 1                       | 0                      | 0                      | WDT Wake-up                                                                 |
| 1                       | 1                       | u                      | u                      | $\overline{\text{MCLR}}$ Reset during normal operation                      |
| 1                       | 1                       | 1                      | 0                      | $\overline{\text{MCLR}}$ Reset during SLEEP or interrupt wake-up from SLEEP |

**TABLE 12-5: RESET CONDITION FOR SPECIAL REGISTERS**

| Condition                                              | Program Counter | STATUS Register | PCON Register |
|--------------------------------------------------------|-----------------|-----------------|---------------|
| Power-on Reset                                         | 000h            | 0001 1xxx       | ---- 1-0x     |
| $\overline{\text{MCLR}}$ Reset during normal operation | 000h            | 000u uuuu       | ---- 1-uu     |
| $\overline{\text{MCLR}}$ Reset during SLEEP            | 000h            | 0001 0uuu       | ---- 1-uu     |
| WDT Reset                                              | 000h            | 0000 1uuu       | ---- 1-uu     |
| WDT Wake-up                                            | PC + 1          | uuu0 0uuu       | ---- u-uu     |
| Brown-out Reset                                        | 000h            | 0001 1uuu       | ---- 1-u0     |
| Interrupt wake-up from SLEEP, GIE = 0                  | PC + 1          | uuu1 0uuu       | ---- u-uu     |
| Interrupt wake-up from SLEEP, GIE = 1                  | 0004h           | uuu1 0uuu       | ---- u-uu     |


Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

# PIC16C717/770/771

---

NOTES:


**FIGURE 15-3: PIC16LC717/770/771 VOLTAGE-FREQUENCY GRAPH,  
 $-40^{\circ}\text{C} \leq T_A \leq 0^{\circ}\text{C}$ ,  $+70^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$**



**Note 1:** The shaded region indicates the permissible combinations of voltage and frequency.

# PIC16C717/770/771

**FIGURE 15-19: SPI MASTER MODE TIMING (CKE = 1)**



**TABLE 15-18: SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)**


| Param. No. | Symbol             | Characteristic                                          | Min          | Typ† | Max | Units | Conditions    |
|------------|--------------------|---------------------------------------------------------|--------------|------|-----|-------|---------------|
| 71*        | TscH               | SCK input high time                                     | 1.25Tcy + 30 | —    | —   | ns    |               |
| 71A*       |                    | Continuous                                              | 40           | —    | —   | ns    | <b>Note 1</b> |
| 72*        | TscL               | SCK input low time                                      | 1.25Tcy + 30 | —    | —   | ns    |               |
| 72A*       |                    | Continuous                                              | 40           | —    | —   | ns    | <b>Note 1</b> |
| 73*        | TdiV2scH, TdiV2scL | Setup time of SDI data input to SCK edge                | 100          | —    | —   | ns    |               |
| 73A*       | Tb2B               | Last clock edge of Byte1 to the 1st clock edge of Byte2 | 1.5Tcy + 40  | —    | —   | ns    | <b>Note 1</b> |
| 74*        | Tsch2diL, TscL2diL | Hold time of SDI data input to SCK edge                 | 100          | —    | —   | ns    |               |
| 75*        | TdoR               | SDO data output rise time                               | —            | 10   | 25  | ns    |               |
| 76*        | TdoF               | SDO data output fall time                               | —            | 10   | 25  | ns    |               |
| 78*        | TscR               | SCK output rise time (Master mode)                      | —            | 10   | 25  | ns    |               |
| 79*        | TscF               | SCK output fall time (Master mode)                      | —            | 10   | 25  | ns    |               |
| 80*        | Tsch2doV, TscL2doV | SDO data output valid after SCK edge                    | —            | —    | 50  | ns    |               |
| 81*        | TdoV2scH, TdoV2scL | SDO data output setup to SCK edge                       | Tcy          | —    | —   | ns    |               |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Specification 73A is only required if specifications 71A and 72A are used.

**FIGURE 15-20: SPI SLAVE MODE TIMING (CKE = 0)**



**TABLE 15-19: SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0))**


| Param. No. | Symbol             | Characteristic                                                         | Min         | Typ†         | Max | Units | Conditions |
|------------|--------------------|------------------------------------------------------------------------|-------------|--------------|-----|-------|------------|
| 70*        | Tssl2sch, Tssl2scl | $\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input | Tcy         | —            | —   | ns    |            |
| 71*        | Tsch               | SCK input high time (Slave mode)                                       | Continuous  | 1.25Tcy + 30 | —   | ns    |            |
| 71A*       |                    | Single Byte                                                            | 40          | —            | —   | ns    | Note 1     |
| 72*        | Tscl               | SCK input low time (Slave mode)                                        | Continuous  | 1.25Tcy + 30 | —   | ns    |            |
| 72A*       |                    | Single Byte                                                            | 40          | —            | —   | ns    | Note 1     |
| 73*        | Tdiv2sch, Tdiv2scl | Setup time of SDI data input to SCK edge                               | 100         | —            | —   | ns    |            |
| 73A*       | Tb2b               | Last clock edge of Byte1 to the 1st clock edge of Byte2                | 1.5Tcy + 40 | —            | —   | ns    | Note 1     |
| 74*        | Tsch2diL, TscL2diL | Hold time of SDI data input to SCK edge                                | 100         | —            | —   | ns    |            |
| 75*        | TdoR               | SDO data output rise time                                              | PIC16CXXX   | 10           | 25  | ns    |            |
|            |                    | PIC16LCXXX                                                             | 20          | 45           | ns  |       |            |
| 76*        | TdoF               | SDO data output fall time                                              | —           | 10           | 25  | ns    |            |
| 77*        | TssH2doZ           | $\overline{SS} \uparrow$ to SDO output hi-impedance                    | 10          | —            | 50  | ns    |            |
| 78*        | TscR               | SCK output rise time (Master mode)                                     | PIC16CXXX   | 10           | 25  | ns    |            |
|            |                    | PIC16LCXXX                                                             | 20          | 45           | ns  |       |            |
| 79*        | TscF               | SCK output fall time (Master mode)                                     | —           | 10           | 25  | ns    |            |
| 80*        | Tsch2doV, TscL2doV | SDO data output valid after SCK edge                                   | PIC16CXXX   | —            | 50  | ns    |            |
|            |                    | PIC16LCXXX                                                             | —           | —            | 100 | ns    |            |
| 83*        | Tsch2ssH, TscL2ssH | $\overline{SS} \uparrow$ after SCK edge                                | 1.5Tcy + 40 | —            | —   | ns    |            |

\* These parameters are characterized but not tested.


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Specification 73A is only required if specifications 71A and 72A are used.

**FIGURE 16-12: MAXIMUM  $I_{DD}$  VS.  $V_{DD}$  (INTRC 37 kHz MODE)**




**FIGURE 16-13: TYPICAL  $I_{DD}$  VS.  $V_{DD}$  (INTRC 37 kHz MODE)**



## 17.2 18-Lead Plastic Dual In-line (P) – 300 mil (PDIP)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Units                      |      | INCHES* |      |      | MILLIMETERS |       |       |
|----------------------------|------|---------|------|------|-------------|-------|-------|
| Dimension Limits           |      | MIN     | NOM  | MAX  | MIN         | NOM   | MAX   |
| Number of Pins             | n    |         | 18   |      |             | 18    |       |
| Pitch                      | p    |         | .100 |      |             | 2.54  |       |
| Top to Seating Plane       | A    | .140    | .155 | .170 | 3.56        | 3.94  | 4.32  |
| Molded Package Thickness   | A2   | .115    | .130 | .145 | 2.92        | 3.30  | 3.68  |
| Base to Seating Plane      | A1   | .015    |      |      | 0.38        |       |       |
| Shoulder to Shoulder Width | E    | .300    | .313 | .325 | 7.62        | 7.94  | 8.26  |
| Molded Package Width       | E1   | .240    | .250 | .260 | 6.10        | 6.35  | 6.60  |
| Overall Length             | D    | .890    | .898 | .905 | 22.61       | 22.80 | 22.99 |
| Tip to Seating Plane       | L    | .125    | .130 | .135 | 3.18        | 3.30  | 3.43  |
| Lead Thickness             | c    | .008    | .012 | .015 | 0.20        | 0.29  | 0.38  |
| Upper Lead Width           | B1   | .045    | .058 | .070 | 1.14        | 1.46  | 1.78  |
| Lower Lead Width           | B    | .014    | .018 | .022 | 0.36        | 0.46  | 0.56  |
| Overall Row Spacing        | § eB | .310    | .370 | .430 | 7.87        | 9.40  | 10.92 |
| Mold Draft Angle Top       | α    | 5       | 10   | 15   | 5           | 10    | 15    |
| Mold Draft Angle Bottom    | β    | 5       | 10   | 15   | 5           | 10    | 15    |

\* Controlling Parameter  
§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-001

Drawing No. C04-007

## I

|                                                      |          |                                                   |          |
|------------------------------------------------------|----------|---------------------------------------------------|----------|
| I/O Ports .....                                      | 25       | BTFSS .....                                       | 136      |
| I <sup>2</sup> C .....                               | 76       | CALL .....                                        | 136      |
| I <sup>2</sup> C Master Mode Reception .....         | 89       | CLRF .....                                        | 136      |
| I <sup>2</sup> C Master Mode Restart Condition ..... | 86       | CLRWF .....                                       | 136      |
| I <sup>2</sup> C Mode Selection .....                | 76       | COMF .....                                        | 137      |
| I <sup>2</sup> C Module .....                        |          | DECF .....                                        | 137      |
| Acknowledge Sequence timing .....                    | 91       | DECFSZ .....                                      | 137      |
| Addressing .....                                     | 77       | GOTO .....                                        | 137      |
| Baud Rate Generator .....                            | 84       | INCF .....                                        | 137      |
| Block Diagram .....                                  | 83       | INCFSZ .....                                      | 137      |
| BRG Block Diagram .....                              | 84       | IORLW .....                                       | 138      |
| BRG Reset due to SDA Collision .....                 | 96       | IORWF .....                                       | 138      |
| BRG Timing .....                                     | 85       | MOVF .....                                        | 138      |
| Bus Arbitration .....                                | 94       | MOVLW .....                                       | 138      |
| Bus Collision .....                                  | 94       | MOVWF .....                                       | 138      |
| Acknowledge .....                                    | 94       | NOP .....                                         | 138      |
| Restart Condition .....                              | 97       | RETFIE .....                                      | 139      |
| Restart Condition Timing (Case1) .....               | 97       | RETLW .....                                       | 139      |
| Restart Condition Timing (Case2) .....               | 97       | RETURN .....                                      | 139      |
| Start Condition .....                                | 95       | RLF .....                                         | 139      |
| Start Condition Timing .....                         | 95, 96   | RRF .....                                         | 139      |
| Stop Condition .....                                 | 98       | SLEEP .....                                       | 139      |
| Stop Condition Timing (Case1) .....                  | 98       | SUBLW .....                                       | 140      |
| Stop Condition Timing (Case2) .....                  | 98       | SUBWF .....                                       | 140      |
| Transmit Timing .....                                | 94       | SWAPF .....                                       | 140      |
| Bus Collision timing .....                           | 94       | XORLW .....                                       | 140      |
| Clock Arbitration .....                              | 93       | XORWF .....                                       | 140      |
| Clock Arbitration Timing (Master Transmit) .....     | 93       | Summary Table .....                               | 134      |
| Conditions to not give ACK Pulse .....               | 77       | INT Interrupt (RB0/INT). See Interrupt Sources    |          |
| General Call Address Support .....                   | 82       | INTCON .....                                      | 13       |
| Master Mode .....                                    | 83       | INTCON Register .....                             | 16       |
| Master Mode 7-bit Reception timing .....             | 90       | GIE Bit .....                                     | 16       |
| Master Mode Operation .....                          | 84       | INTE Bit .....                                    | 16       |
| Master Mode Start Condition .....                    | 85       | INTF Bit .....                                    | 16       |
| Master Mode Transmission .....                       | 87       | PEIE Bit .....                                    | 16       |
| Master Mode Transmit Sequence .....                  | 84       | RBIE Bit .....                                    | 16       |
| Multi-Master Communication .....                     | 94       | RBIF Bit .....                                    | 16, 33   |
| Multi-master Mode .....                              | 84       | TOIE Bit .....                                    | 16       |
| Operation .....                                      | 76       | TOIF Bit .....                                    | 16       |
| Repeat Start Condition timing .....                  | 86       | Inter-Integrated Circuit (I <sup>2</sup> C) ..... | 65       |
| Slave Mode .....                                     | 76       | internal sampling switch (Rss) impedance .....    | 113      |
| Slave Reception .....                                | 78       | Interrupt Sources .....                           | 117, 127 |
| Slave Transmission .....                             | 80       | Block Diagram .....                               | 127      |
| SSPBUF .....                                         | 76       | Capture Complete (ECCP) .....                     | 54       |
| Stop Condition Receive or Transmit timing .....      | 92       | Compare Complete (ECCP) .....                     | 55       |
| Stop Condition timing .....                          | 92       | RB0/INT Pin, External .....                       | 128      |
| Waveforms for 7-bit Reception .....                  | 78       | TMR0 Overflow .....                               | 46, 128  |
| Waveforms for 7-bit Transmission .....               | 80       | TMR1 Overflow .....                               | 47, 49   |
| I <sup>2</sup> C Slave Mode .....                    | 76       | TMR2 to PR2 Match .....                           | 52       |
| ICEPIC In-Circuit Emulator .....                     | 142      | TMR2 to PR2 Match (PWM) .....                     | 51, 56   |
| ID Locations .....                                   | 117, 131 | Interrupts .....                                  |          |
| In-Circuit Serial Programming (ICSP) .....           | 117, 131 | Synchronous Serial Port Interrupt .....           | 18       |
| INDF .....                                           | 13       | Interrupts, Context Saving During .....           | 128      |
| INDF Register .....                                  | 11, 12   | Interrupts, Enable Bits .....                     |          |
| Indirect Addressing .....                            | 23       | A/D Converter Enable (ADIE Bit) .....             | 17       |
| FSR Register .....                                   | 9        | CCP1 Enable (CCP1IE Bit) .....                    | 17, 54   |
| Instruction Format .....                             | 133      | Global Interrupt Enable (GIE Bit) .....           | 16, 127  |
| Instruction Set .....                                | 133      | Interrupt-on-Change (RB7:RB4) Enable              |          |
| ADDLW .....                                          | 135      | (RBIE Bit) .....                                  | 16, 128  |
| ADDWF .....                                          | 135      | Peripheral Interrupt Enable (PEIE Bit) .....      | 16       |
| ANDLW .....                                          | 135      | PSP Read/Write Enable (PSPIE Bit) .....           | 17       |
| ANDWF .....                                          | 135      | RB0/INT Enable (INTE Bit) .....                   | 16       |
| BCF .....                                            | 135      | SSP Enable (SSPIE Bit) .....                      | 17       |
| BSF .....                                            | 135      | TMR0 Overflow Enable (TOIE Bit) .....             | 16       |
| BTFSC .....                                          | 136      | TMR1 Overflow Enable (TMR1IE Bit) .....           | 17       |