



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	15
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc717t-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 4.3 READING THE EPROM PROGRAM MEMORY

To read a program memory location, the user must write 2 bytes of the address to the PMADRH and PMADRL registers, then set control bit RD (PMCON1<0>). Once the read control bit is set, the Program Memory Read (PMR) controller will use the second instruction cycle after to read the data. This causes the second instruction immediately following the "BSF PMCON1,RD" instruction to be ignored. The data is available, in the very next cycle, in the PMDATH and PMDATL registers; therefore it can be read as 2 bytes in the following instructions. PMDATH and PMDATL registers will hold this value until another Program Memory Read or until it is written to by the user.

Note: The two instructions that follow setting the PMCON1 read bit must be NOPs.

EXAMPLE 4-1: OTP PROGRAM MEMORY Read

BSF	SIAIUS, RPI	/	
BCF	STATUS, RPO	; Bank 2	
MOVLW	MS_PROG_PM_ADDR	;	
MOVWF	PMADRH	; MS Byte of Program Memory Address to read	
MOVLW	LS_PROG_PM_ADDR	;	
MOVWF	PMADRL	; LS Byte of Program Memory Address to read	
BSF	STATUS, RPO	; Bank 3	
BSF	PMCON1, RD	; Program Memory Read	
NOP		; This instruction must be an NOP	
NOP		; This instruction must be an NOP	
next in	struction	; PMDATH:PMDATL now has the data	

# 4.4 OPERATION DURING CODE PROTECT

When the device is code protected, the CPU can still perform the Program Memory Read function.





# 7.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (Both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register, shown in Register 7-1. Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 7-1 is a simplified block diagram of the Timer2 module.

Additional information on timer modules is available in the PIC Mid-Range MCU Family Reference Manual, (DS33023).

# 7.1 Timer2 Operation

Timer2 can be used as the PWM time-base for PWM mode of the ECCP module.

The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS<1:0> (T2CON<1:0>).

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device RESET (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

### REGISTER 7-1: TIMER2 CONTROL REGISTER (T2CON1: 12h)

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
	bit 7							bit 0
bit 7	Unimplem	n <b>ented:</b> Rea	d as '0'					
bit 6-3	TOUTPS<	:3:0>: Timer2	2 Output Pos	stscale Sele	ct bits			
	0000 = 1: 0001 = 1:2	1 Postscale 2 Postscale						
	•							
	•							
	1111 <b>= 1</b> :	16 Postscale	1					
bit 2	TMR2ON:	Timer2 On I	oit					
	1 = Timer2 0 = Timer2	2 is on 2 is off						
bit 1-0	T2CKPS<	1:0>: Timer2	2 Clock Pres	cale Select l	oits			
	00 = Prese 01 = Prese 1x = Prese	caler is 1 caler is 4 caler is 16						
	Legend:							
	R = Reada	able bit	W = W	/ritable bit	U = Unim	plemented	bit, read as '	0'
	- n = Value	e at POR	'1' = B	it is set	'0' = Bit is	cleared	x = Bit is u	nknown

# 8.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULES

The ECCP (Enhanced Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register or as a PWM master/slave Duty Cycle register. Table 8-1 shows the timer resources of the ECCP module modes. Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON and P1DEL registers control the operation of ECCP. All are readable and writable.

# REGISTER 8-1: CCP1 CONTROL REGISTER (CCP1CON: 17h)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PWM1M1	PWM1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
	bit 7	<u> </u>					1	bit 0
bit 7-6	PWM1M<1	:0>: PWM C	Output Confi	guration				
	<ul> <li>CCP1M&lt;3:2&gt; = 00, 01, 10</li> <li>xx = P1A assigned as Capture input, Compare output. P1B, P1C, P1D assigned as Port pins.</li> <li>CCP1M&lt;3:2&gt; = 11</li> <li>00 = Single output. P1A modulated. P1B, P1C, P1D assigned as Port pins.</li> <li>01 = Full-bridge output forward. P1D modulated. P1A active. P1B, P1C inactive.</li> <li>10 = Half-bridge output. P1A, P1B modulated with deadband control. P1C, P1D assigned as Port pins.</li> <li>11 = Full-bridge output reverse. P1B modulated. P1C active. P1A, P1D inactive.</li> </ul>							
bit 5-4	DC1B<1:0	>: PWM Dut	y Cycle Lea	st Significar	nt bits			
	Capture Mode: Unused Compare Mode: Unused PWM Mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRnL.						re found in	
bit 3-0	CCP1M<3	:0>: ECCP N	lode Select	bits				
	<ul> <li>CCP INICS.US. ECCP Mode Select bits</li> <li>0000 = Capture/Compare/PWM off (resets ECCP module)</li> <li>0011 = Unused (reserved)</li> <li>0010 = Compare mode, toggle output on match (CCP1IF bit is set)</li> <li>0011 = Unused (reserved)</li> <li>0100 = Capture mode, every falling edge</li> <li>0101 = Capture mode, every falling edge</li> <li>0110 = Capture mode, every 4th rising edge</li> <li>0111 = Capture mode, every 16th rising edge</li> <li>0101 = Compare mode, set output on match (CCP1IF bit is set)</li> <li>1001 = Compare mode, clear output on match (CCP1IF bit is set)</li> <li>1001 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 pin is</li> </ul>							
	unaffected) 1011 = Compare mode, trigger special event (CCP1IF bit is set; ECCP resets TMR1, and st an A/D conversion, if the A/D module is enabled.) 1100 = PWM mode. P1A, P1C active high. P1B, P1D active high. 1101 = PWM mode. P1A, P1C active high. P1B, P1D active low. 1110 = PWM mode. P1A, P1C active low. P1B, P1D active high. 1111 = PWM mode. P1A, P1C active low. P1B, P1D active low.						, and starts	
	Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when the SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the MSSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 9-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

# EXAMPLE 9-1: Loading the SSPBUF (SSPSR) Register

	BSF	STATUS, RPO	;Specify Bank 1
LOOP	BTFSS	SSPSTAT, BF	;Has data been
			;received
			;(xmit complete)?
	GOTO	LOOP	;No
	BCF	STATUS, RPO	;Specify Bank 0
	MOVF	SSPBUF, W	;Save SSPBUF
	MOVWF	RXDATA	;in user RAM
	MOVF	TXDATA, W	;Get next TXDATA
	MOVWF	SSPBUF	;New data to xmit

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP STATUS register (SSPSTAT) indicates the various status conditions.

### 9.1.2 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON registers, and then set bit SSPEN. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have TRISB<5> cleared
- SCK (Master mode) must have TRISB<2> cleared
- SCK (Slave mode) must have TRISB<2> set
- SS must have TRISB<1> set, and ANSEL<5> cleared

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

### 9.1.3 TYPICAL CONNECTION

Figure 9-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (SSPCON<4>), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



# FIGURE 9-2: SPI MASTER/SLAVE CONNECTION

#### 9.2.2.3 SLAVE RECEPTION

When the R/W bit of the address byte is clear (SSPSR<0> = 0) and an address match occurs, the R/ W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register on the falling edge of the eighth SCL pulse.

When the address <u>byte</u> overflow condition exists, then no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) or bit SSPOV (SSPCON<6>) is set. An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the received byte.

Note: The SSPBUF will be loaded if the SSPOV bit is set and the BF flag is cleared. If a read of the SSPBUF was performed, but the user did not clear the state of the SSPOV bit before the next receive occurred, the ACK is not sent and the SSP-BUF is updated.

### TABLE 9-2: DATA TRANSFER RECEIVED BYTE ACTIONS

Status Bits as Data Transfer is Received			Concepto ACK	Set bit SSPIF
BF	SSPOV	$SSPSR \to SSPBUF$	Pulse	(SSP Interrupt occurs if enabled)
0	0	Yes	Yes	Yes
1	0	No	No	Yes
1	1	No	No	Yes
0	1	Yes	No	Yes

Note 1: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

### FIGURE 9-8: I<sup>2</sup>C SLAVE MODE WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)





### 9.2.12 I<sup>2</sup>C MASTER MODE TRANSMISSION

In Master-transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains seven bits of address data and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Subsequent serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

Transmission of a data byte, a 7-bit address, or either half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the buffer full flag (BF) and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time spec). SCL is held low for one baud rate generator roll over count (TBRG). Data should be valid before SCL is released high (see data setup time spec). When the SCL pin is released high, it is held that way for TBRG, the data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time. The status of ACK is read into the ACKDT on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge status bit (ACKSTAT) is cleared. Otherwise, the bit is set. The SSPIF is set on the falling edge of the ninth clock, and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF leaving SCL low and SDA unchanged (Figure 9-18).

A typical transmit sequence would go as follows:

- a) The user generates a START Condition by setting the START enable bit (SEN) in SSPCON2.
- b) SSPIF is set at the completion of the START sequence.
- c) The user resets the SSPIF bit and loads the SSPBUF with seven bits of address plus R/W bit to transmit.
- d) Address and R/W is shifted out the SDA pin until all eight bits are transmitted.
- e) The MSSP Module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- f) The module generates an interrupt at the end of the ninth clock cycle by setting SSPIF.
- g) The user resets the SSPIF bit and loads the SSPBUF with eight bits of data.
- h) DATA is shifted out the SDA pin until all eight bits are transmitted.
- The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- j) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- k) The user resets the SSPIF bit and generates a STOP condition by setting the STOP enable bit PEN in SSPCON2.
- I) SSPIF is set when the STOP condition is complete.

9.2.12.1 BF STATUS FLAG

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all eight bits are shifted out.

9.2.12.2 WCOL STATUS FLAG

If the user writes the SSPBUF when a transmit is already in progress (i.e. SSPSR is still shifting out a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

9.2.12.3 ACKSTAT STATUS FLAG

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge  $(\overline{ACK} = 0)$ , and is set when the slave does not Acknowledge ( $\overline{ACK} = 1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.



After the A/D module has been configured as desired and the analog input channels have their corresponding TRIS bits selected for port inputs, the selected channel must be acquired before conversion is started. The A/D conversion cycle can be initiated by setting the GO/DONE bit. The A/D conversion begins and lasts for 13TAD. The following steps should be followed for performing an A/D conversion:

- 1. Configure port pins:
  - Configure Analog Input mode (ANSEL)
  - Configure pin as input (TRISA or TRISB)
- 2. Configure the A/D module
  - Configure A/D Result Format / voltage reference (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)
- 3. Configure A/D interrupt (if required)
  - Clear ADIF bit
  - Set ADIE bit
  - Set PEIE bit
  - Set GIE bit

### FIGURE 11-3: A/D BLOCK DIAGRAM

- 4. Wait the required acquisition time.
- 5. START conversion
  - Set GO/DONE bit (ADCON0)
- 6. Wait 13TAD until A/D conversion is complete, by either:
  - Polling for the GO/DONE bit to be cleared OR
  - Waiting for the A/D interrupt
- 7. Read A/D Result registers (ADRESH and ADRESL), clear ADIF if required.
- 8. For next conversion, go to step 1, step 2 or step 3 as required.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRESH and ADRESL registers will be updated with the partially completed A/D conversion value. That is, the ADRESH and ADRESL registers will contain the value of the current incomplete conversion.

Note: Do not set the ADON bit and the GO/ DONE bit in the same instruction. Doing so will cause the GO/DONE bit to be automatically cleared.



# 12.2 Oscillator Configurations

#### 12.2.1 OSCILLATOR TYPES

The PIC16C717/770/771 can be operated in eight different Oscillator modes. The user can program three configuration bits (FOSC<2:0>) to select one of these eight modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- ER External Resistor (with and without CLKOUT)
- INTRC Internal 4 MHz (with and without CLKOUT)
- EC External Clock

#### 12.2.2 LP, XT AND HS MODES

In LP, XT or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 12-1). The PIC16C717/770/771 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

#### FIGURE 12-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)



#### TABLE 12-1: CERAMIC RESONATORS

Ranges Tested:					
Mode Freq OSC1 OSC2					
XT	455 kHz	68 - 100 pF	68 - 100 pF		
	2.0 MHz	15 - 68 pF	15 - 68 pF		
	4.0 MHz	15 - 68 pF	15 - 68 pF		
HS	8.0 MHz	10 - 68 pF	10 - 68 pF		
	16.0 MHz 10 - 22 pF 10 - 22 pF				
These values are for design guidance only. See					
notes at bottom of page.					
All reso	onators used did	d not have built-in	capacitors.		

### TABLE 12-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2	
LP	32 kHz	33 pF	33 pF	
	200 kHz	15 pF	15 pF	
XT	200 kHz	47-68 pF	47-68 pF	
	1 MHz	15 pF	15 pF	
	4 MHz	15 pF	15 pF	
HS	4 MHz	15 pF	15 pF	
	8 MHz	15-33 pF	15-33 pF	
	20 MHz	15-33 pF	15-33 pF	
These values are for design guidance only. See notes at bottom of page.				

- **Note 1:** Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - 2: Higher capacitance increases the stability of oscillator but also increases the start-up time.

### 12.2.3 EC MODE

In applications where the clock source is external, the PIC16C717/770/771 should be programmed to select the EC (External Clock) mode. In this mode, the RA6/ OSC2/CLKOUT pin is available as an I/O pin. See Figure 12-2 for illustration.

#### FIGURE 12-2: EXTERNAL CLOCK INPUT OPERATION (EC OSC CONFIGURATION)



#### 12.10 Interrupts

The devices have up to 11 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set regard-
	less of the status of their corresponding
	mask bit or the GIE bit.

A Global Interrupt Enable bit, GIE (INTCON<7>), enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit



# 15.5 Master SSP SPI Mode Timing Waveforms and Requirements



#### FIGURE 15-18: SPI MASTER MODE TIMING (CKE = 0)

# TABLE 15-17: SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70*	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input	ut	Тсү			ns	
71*	TscH	SCK input high time	Continuous	1.25Tcy + 30		_	ns	
71A*		(Slave mode)	Single Byte	40		_	ns	Note 1
72*	TscL	SCK input low time	Continuous	1.25Tcy + 30	_		ns	
72A*		(Slave mode)	Single Byte	40	_		ns	Note 1
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	_		ns	
73A*	Тв2в	Last clock edge of Byte1 to edge of Byte2	the 1st clock	1.5Tcy + 40	_		ns	Note 1
74*	TscH2diL, TscL2diL	Hold time of SDI data input	to SCK edge	100	_		ns	
75*	TdoR	SDO data output rise time	PIC16CXXX	_	10	25	ns	
			PIC16LCXXX	_	20	45	ns	
76*	TdoF	SDO data output fall time		—	10	25	ns	
78*	TscR	SCK output rise time	PIC16CXXX	_	10	25	ns	
		(Master mode)	PIC16LCXXX	—	20	45	ns	
79*	TscF	SCK output fall time (Master mode)			10	25	ns	
80*	TscH2doV,	SDO data output valid	PIC16CXXX		—	50	ns	
	TscL2doV	after SCK edge	PIC16LCXXX			100	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Specification 73A is only required if specifications 71A and 72A are used.



# FIGURE 16-18: MAXIMUM IPD VS. VDD (-40°C TO +125°C)







© 1999-2013 Microchip Technology Inc.















© 1999-2013 Microchip Technology Inc.

# **17.0 PACKAGING INFORMATION**

# 17.1 Package Marking Information



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	In the even be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

17.6 20-Lead Ceramic Dual In-line with Window (JW) – 300 mil (CERDIP)

DRAWING NOT AVAILABLE

Select (T2CKPS Bits)51
PRO MATE II Universal Device Programmer
Program Counter
PCL Register
POLATH Register
Reset Conditions
Interrupt Vector 9
Paging 9 22
Program Memory Map
READ (PMR)
Reset Vector
Program Verification
Programmable Brown-out Reset (PBOR) 121, 122
Programming, Device Instructions133
PWM (CCP Module)
TMR2 to PR2 Match51
TMR2 to PR2 Match Enable (TMR2IE Bit)
PWM (ECCP Module)56
Block Diagram
CUPR1H:CUPR1L Registers
Duty Cycle
Duiput Diagram
TMR2 to PR2 Match 56
Q Clock
R
R/W
R/W bit
R/W bit
R/W/ bit 77
RAM. See Data Memory
RAM. See Data Memory RCE,Receive Enable bit, RCE
RAM. See Data Memory RCE,Receive Enable bit, RCE
RAM. See Data Memory RCE,Receive Enable bit, RCE
RAM. See Data Memory         RCE,Receive Enable bit, RCE         69         RCREG         13         RCSTA Register         13         Read/Write bit, R/W         66
RAM. See Data Memory         RCE,Receive Enable bit, RCE         69         RCREG         13         RCSTA Register         13         Read/Write bit, R/W         66         Receive Overflow Indicator bit, SSPOV         67         DEFCON
RAM. See Data Memory         RCE,Receive Enable bit, RCE         9         RCREG         13         RCSTA Register         13         Read/Write bit, R/W         66         Receive Overflow Indicator bit, SSPOV         67         REFCON         102         Deceiver File
RAM. See Data Memory         RCE,Receive Enable bit, RCE         9         RCREG         13         RCSTA Register         13         Read/Write bit, R/W         66         Receive Overflow Indicator bit, SSPOV         67         REFCON         102         Register File         9         Paceister File         10
RAM. See Data Memory         RCE,Receive Enable bit, RCE         9         RCREG         13         RCSTA Register         13         Read/Write bit, R/W         66         Receive Overflow Indicator bit, SSPOV         67         REFCON         102         Register File         9         Register File Map         10         Benetsters
RAM. See Data Memory         RCE,Receive Enable bit, RCE         9         RCREG         13         RCSTA Register         13         Read/Write bit, R/W         66         Receive Overflow Indicator bit, SSPOV         67         REFCON         102         Register File         9         Register File Map         10         Registers         52         52         52         52         52         52         53         54         55         73
RAM. See Data Memory         RCE,Receive Enable bit, RCE         9         RCREG         13         RCSTA Register         13         Read/Write bit, R/W         66         Receive Overflow Indicator bit, SSPOV         67         REFCON         102         Register File         9         Register File         9         Registers         FSR Summary         13         INDE Summary         13
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         RCSTA Register       13         Read/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File       9         Register S       FSR Summary         INDF Summary       13         INTCON Summary       13
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         RCSTA Register.       13         Read/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File       9         Registers       13         INDF Summary       13         INTCON Summary       13         PCL Summary       13
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         RCSTA Register.       13         Read/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON.       102         Register File       9         Register File       10         Registers       13         INDF Summary       13         INTCON Summary       13         PCL Summary       13         PCLATH Summary       13
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         RCSTA Register.       13         Read/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON.       102         Register File       9         Register File       9         Register S       13         INDF Summary       13         INTCON Summary       13         PCL Summary       13         PORTB Summary       13
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         Red/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register S       13         INDF Summary       13         INTCON Summary       13         PCL Summary       13         PORTB Summary       13         SSPSTAT       66, 101
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         Red/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register S       13         FSR Summary       13         INDF Summary       13         INTCON Summary       13         PCL Summary       13         PORTB Summary       13         SSPSTAT       66, 101         STATUS Summary       13
RAM. See Data MemoryRCE,Receive Enable bit, RCERCEGRCEGRegister.13Read/Write bit, R/W66Receive Overflow Indicator bit, SSPOV67REFCON102Register File9Register File9Register SFSR Summary13INDF Summary13PCL Summary13PCLATH Summary13SSPSTAT66, 101STATUS Summary13TMR0 Summary13TMR0 Summary13
RAM. See Data MemoryRCE,Receive Enable bit, RCERCEGRCSTA Register.13Read/Write bit, R/W66Receive Overflow Indicator bit, SSPOV67REFCON.102Register File9Register File Map10RegistersFSR Summary13INDF Summary13PCL Summary13PCLATH Summary13SSPSTAT66, 101STATUS Summary13TMR0 Summary13TRISB Summary13TRISB Summary13
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         Read/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File       9         Register File       10         Register S       13         FSR Summary       13         INDF Summary       13         PCL Summary       13         PCLATH Summary       13         SSPSTAT       66, 101         STATUS Summary       13         TMR0 Summary       13         RESE       117, 121
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         Red/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File       9         Register File Map       10         Registers       13         INDF Summary       13         INTCON Summary       13         PCL Summary       13         PCLATH Summary       13         SSPSTAT       66, 101         STATUS Summary       13         TMR0 Summary       13         Reset       117, 121         Block Diagram       121
RAM. See Data Memory         RCE, Receive Enable bit, RCE         9         RCREG         13         Receive Overflow Indicator bit, SSPOV         66         Receive Overflow Indicator bit, SSPOV         67         REFCON         102         Register File         9         Register File Map         10         Registers         FSR Summary         13         INDF Summary         13         PCL Summary         13         PORTB Summary         13         SSPSTAT         66, 101         STATUS Summary         13         TMR0 Summary         13         Reset         117, 121         Block Diagram         MCL B Reset Sont MCLD
RAM. See Data Memory         RCE, Receive Enable bit, RCE       69         RCREG       13         Red/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File       9         Register File Map       10         Registers       13         INDF Summary       13         INTCON Summary       13         PCL Summary       13         PCL Summary       13         PORTB Summary       13         SSPSTAT       66, 101         STATUS Summary       13         TMR0 Summary       13         Reset       117, 121         Block Diagram       121         Brown-out Reset (BOR). See Brown-out Reset (BOR)         MCLR Reset. See MCLR         Power on Reset (POR)         Reset       See Second (BOR)
RAM. See Data Memory         RCE, Receive Enable bit, RCE       69         RCREG       13         Red/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File       9         Register File       10         Register S       FSR Summary         FSR Summary       13         INDF Summary       13         PCL Summary       13         PCL Summary       13         PCLATH Summary       13         SSPSTAT       66, 101         STATUS Summary       13         TMR0 Summary       13         Reset       117, 121         Block Diagram       121         Brown-out Reset (BOR). See Brown-out Reset (BOR)         MCLR Reset. See MCLR       Power-on Reset (POR).         Power-on Reset (POR). See Power-on Reset (POR)         Reset Conditions for All Pacieters       124
RAM. See Data Memory         RCE, Receive Enable bit, RCE       69         RCREG       13         Red/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File       9         Register File Map       10         Registers       13         FSR Summary       13         INDF Summary       13         PCL Summary       13         PCL Summary       13         PORTB Summary       13         SSPSTAT       66, 101         STATUS Summary       13         TMR0 Summary       13         Reset       117, 121         Block Diagram       121         Brown-out Reset (BOR). See Brown-out Reset (BOR)         MCLR Reset. See MCLR         Power-on Reset (POR). See Power-on Reset (POR)         Reset Conditions for All Registers       124         Reset Conditions for All Registers       124
RAM. See Data Memory         RCE, Receive Enable bit, RCE       69         RCREG       13         RCSTA Register       13         Read/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File Map       10         Registers       13         FSR Summary       13         INDF Summary       13         PCL Summary       13         PCLATH Summary       13         PORTB Summary       13         SSPSTAT       66, 101         STATUS Summary       13         TMR0 Summary       13         Reset       117, 121         Block Diagram       121         Brown-out Reset (BOR). See Brown-out Reset (BOR)         MCLR Reset. See MCLR         Power-on Reset (POR). See Power-on Reset (POR)         Reset Conditions for PCON Register       124         Reset Conditions for PCON Register       123         Reset Conditions for PCON Register       123
RAM. See Data Memory         RCE, Receive Enable bit, RCE       69         RCREG       13         RCSTA Register       13         Read/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File Map       10         Registers       13         FSR Summary       13         INDF Summary       13         PCL Summary       13         PCLATH Summary       13         PORTB Summary       13         SSPSTAT       66, 101         STATUS Summary       13         Reset       117, 121         Block Diagram       121         Brown-out Reset (BOR)       See Brown-out Reset (BOR)         MCLR Reset. See MCLR       Power-on Reset (POR)         Reset Conditions for All Registers       124         Reset Conditions for PCON Register       123         Reset Conditions for PRON Register       123         Reset Conditions for STATUS Re
RAM. See Data MemoryRCE,Receive Enable bit, RCE9RCREG13RCSTA Register13Read/Write bit, R/W66Receive Overflow Indicator bit, SSPOV67REFCON102Register File9Register File Map10RegistersFSR Summary13INDF Summary13PCL Summary13PCLATH Summary13PCLATH Summary13SSPSTAT66, 101STATUS Summary13TRISB Summary13Reset117, 121Block Diagram121Brown-out Reset (BOR). See Brown-out Reset (BOR)MCLR Reset. See MCLRPower-on Reset (POR). See Power-on Reset (POR)Reset Conditions for All Registers123Reset Conditions for PCON Register123Reset Conditions for PCON Register123Reset Conditions for STATUS Register123WDT Reset. See Watchdog Timer (WDT)
RAM. See Data MemoryRCE, Receive Enable bit, RCE9RCEG13RCSTA Register13Read/Write bit, R/W66Receive Overflow Indicator bit, SSPOV67REFCON102Register File9Register File Map10RegistersFSR Summary13INDF Summary13PCL Summary13PCLATH Summary13PCLATH Summary13PORTB Summary13SSPSTAT66, 101STATUS Summary13TRISB Summary13Reset117, 121Block Diagram13Reset (BOR). See Brown-out Reset (BOR)MCLR Reset. See MCLRPower-on Reset (POR). See Power-on Reset (POR)Reset Conditions for PCON Register123Reset Conditions for PCON Register123Reset Conditions for Program Counter123Reset Conditions for STATUS Register123WDT Reset. See Watchdog Timer (WDT)Restart Condition Enabled bit, RSE69
RAM. See Data MemoryRCE, Receive Enable bit, RCE69RCREG13RCSTA Register13Read/Write bit, R/W66Receive Overflow Indicator bit, SSPOV67REFCON102Register File9Register File Map10Registers58FSR Summary13INDF Summary13PCL Summary13PCL Summary13PCLATH Summary13PORTB Summary13SSPSTAT66, 101STATUS Summary13TRISB Summary13Reset117, 121Block Diagram131Reset (BOR). See Brown-out Reset (BOR)MCLR Reset. See MCLRPower-on Reset (POR). See Power-on Reset (POR)Reset Conditions for PCON Register123Reset Conditions for PCON Register123Reset Conditions for PCON Register123Reset Conditions for STATUS Register123WDT Reset. See Watchdog Timer (WDT)123Restart Condition Enabled bit, RSE69Revision History207

S	
S	66
SAE	69
SCK	70
SCL	76
SDA	70
SDO	70
Serial Data In, SDI	70
Serial Data Out, SDO	70
Slave Select Synchronization	73
Slave Select, SS	70
SLEEP 117, 12 SMP	1, 130 66
Software Simulator (MPLAB SIM)	142
SPE	69
Special Event Trigger. See Compare	
Special Features of the CPU	117
Special Function Registers	11
PIC16C717/770/771	11
PIC16C770	11
PIC16C771	11
Speed, Operating	1
SPI	
Master Mode	72
Serial Data In	70
Serial Data Out	70
Serial Peripheral Interface (SPI)	65
Slave Select	70
SPI clock	72
SPI Mode	70
SPI Clock Edge Select CKE	66
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP	66
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection	66 66 71
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module	66 66 71
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection	66 66 71 71
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode	66 66 71 71
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization	66 66 71 71 73 73
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig	66 66 71 71 73 73 73 73
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP	66 66 71 71 73 73 73 70 65
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SS Block Diagram (SPI Mode)	66 66 71 71 73 73 73 70 65 70
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SSP Block Diagram (SPI Mode) Enable (SSPIE Bit)	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS. SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS. SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SPADD	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS. SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPBUF SSPCON	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPBUF SSPCON SSPCON	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPEUF SSPCON SSPCON SSPCON SSPSR	66 66 71 73 73 73 73 73 73 73 73 73 73 70 65 70 77 72, 76 67 69, 70 72, 77
SPI Clock Edge Select, CKE         SPI Data Input Sample Phase Select, SMP         SPI Master/Slave Connection         SPI Module         Master/Slave Connection         Slave Mode         Slave Select Synchronization         SIave Synch Timnig         SS         Block Diagram (SPI Mode)         Enable (SSPIE Bit)         SPI Mode         SSPADD         SSPCON         SSPCON2         SSPSTAT	
SPI Clock Edge Select, CKE         SPI Data Input Sample Phase Select, SMP         SPI Master/Slave Connection         SPI Module         Master/Slave Connection         Slave Mode         Slave Select Synchronization         SIave Synch Timnig         SS         SSP         Block Diagram (SPI Mode)         Enable (SSPIE Bit)         SSPADD         SSPCON         SSPCON2         SSPSTAT         SSPSTAT         Sate Output for Clock Shift	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPADD SSPCON SSPCON2	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON SSPSR	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON SSPCON SSPSR	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON SSPCON 2	66 66 71 71 73 73 73 73 73 73 73 73 73 75 75 70 77 77 67 67 67 67 72 76 72 72 72
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON 2	
SPI Clock Edge Select, CKE         SPI Data Input Sample Phase Select, SMP         SPI Master/Slave Connection         SPI Module         Master/Slave Connection         Slave Mode         Slave Select Synchronization         Slave Synch Timnig         SS         SSP         Block Diagram (SPI Mode)         Enable (SSPIE Bit)         SPI Mode         SSPADD         SSPCON         SSPCON2         SSPSTAT         SSP I <sup>2</sup> C         SSP Module         SPI Mode         SSP I <sup>2</sup> C Operation         SSP Module         SPI Master Mode         SPI Slave Mode         SPI Slave Mode         SPI Slave Mode	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SIave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON2	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SIAve Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON SSPSTAT	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SIave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPEUF SSPCON SSPCON 2 SSPCON 2 SSPSR SSPSTAT	
SPI Clock Edge Select, CKE         SPI Data Input Sample Phase Select, SMP         SPI Master/Slave Connection         SPI Module         Master/Slave Connection         Slave Mode         Slave Select Synchronization         Slave Synch Timnig         SS         SSP         Block Diagram (SPI Mode)         Enable (SSPIE Bit)         SPI Mode         SSPADD         SSPCON         SSPCON2         SSPSR         SSPSTAT         SSP I <sup>2</sup> C         SSP I <sup>2</sup> C Operation         SSP Module         SPI Master /Slave Connection         SPI Master Mode         SPCON1 Register         SSP Overflow Detect bit, SSPOV         SSPADD Register         SSPBUF       13, T	

## **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent		
From	· Name			
1 IOII	Company			
	Address			
	City / State / ZIP / Country			
	Telephone: ()	FAX: ()		
Application (optional):				
Would you like a reply?YN				
Devi	ce:	Literature Number: DS41120C		
Ques	itions:			
1. What are the best features of this document?				
-				
_ 2. ⊦	low does this document meet your hardware and softwar	e development needs?		
_				
_				
3. E	. Do you find the organization of this document easy to follow? If not, why?			
_				
-				
4. V	4. What additions to the document do you think would enhance the structure and subject?			
_				
5. V	. What deletions from the document could be made without affecting the overall usefulness?			
_				
_				
6. Is	5. Is there any incorrect or misleading information (what and where)?			
-				
_ 7 ⊾	low would you improve this document?			
1. 1				
-				
_				