

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	15
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 6x12b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16lc770-p">https://www.e-xfl.com/product-detail/microchip-technology/pic16lc770-p</a>


# PIC16C717/770/771

---

---


NOTES:

**FIGURE 3-2: BLOCK DIAGRAM OF RA2/AN2/VREF-/VRL AND RA3/AN3/VREF+/VRH**



# PIC16C717/770/771

FIGURE 3-5: BLOCK DIAGRAM OF RA6/OSC2/CLKOUT PIN



# PIC16C717/770/771

---

---

NOTES:

# PIC16C717/770/771


## 7.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.

## 7.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

**FIGURE 7-1: Timer2 Block Diagram**



**TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh,10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	ADIF	—	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0-- 0000	-0-- 0000
8Ch	PIE1	—	ADIE	—	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0-- 0000	-0-- 0000
11h	TMR2	Timer2 register								0000 0000	0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	PR2	Timer2 Period Register								1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer2 module.

# PIC16C717/770/771

## REGISTER 9-1: SYNC SERIAL PORT STATUS REGISTER (SSPSTAT: 94h)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	P	S	R/W	UA	BF
bit 7						bit 0	

bit 7	<p><b>SMP:</b> Sample bit  <u>SPI Master Mode</u>            1 = Input data sampled at end of data output time            0 = Input data sampled at middle of data output time  <u>SPI Slave Mode</u>            SMP must be cleared when SPI is used in Slave mode            In I<sup>2</sup>C Master or Slave mode:            1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz)            0 = Slew rate control enabled for High Speed mode (400 kHz)</p>
bit 6	<p><b>CKE:</b> SPI Clock Edge Select (Figure 9-3, Figure 9-5, and Figure 9-6)  <u>CKP = 0</u>            1 = Data transmitted on rising edge of SCK            0 = Data transmitted on falling edge of SCK  <u>CKP = 1</u>            1 = Data transmitted on falling edge of SCK            0 = Data transmitted on rising edge of SCK</p>
bit 5	<p><b>D/A:</b> Data/Address bit (I<sup>2</sup>C mode only)            1 = Indicates that the last byte received or transmitted was data            0 = Indicates that the last byte received or transmitted was address</p>
bit 4	<p><b>P:</b> STOP bit            (I<sup>2</sup>C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared)            1 = Indicates that a STOP bit has been detected last (this bit is '0' on RESET)            0 = STOP bit was not detected last</p>
bit 3	<p><b>S:</b> START bit            (I<sup>2</sup>C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared)            1 = Indicates that a START bit has been detected last (this bit is '0' on RESET)            0 = START bit was not detected last</p>
bit 2	<p><b>R/W:</b> Read/Write bit information (I<sup>2</sup>C mode only)            This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next START bit, STOP bit, or NACK bit.  <u>In I<sup>2</sup>C Slave mode:</u>            1 = Read            0 = Write  <u>In I<sup>2</sup>C Master mode:</u>            1 = Transmit is in progress            0 = Transmit is not in progress.            ORing this bit with SEN, RSEN, PEN, RCEN, or AKEN will indicate if the MSSP is in IDLE mode</p>
bit 1	<p><b>UA:</b> Update Address (10-bit I<sup>2</sup>C mode only)            1 = Indicates that the user needs to update the address in the SSPADD register            0 = Address does not need to be updated</p>
bit 0	<p><b>BF:</b> Buffer Full Status bit  <u>Receive (SPI and I<sup>2</sup>C modes)</u>            1 = Receive complete, SSPBUF is full            0 = Receive not complete, SSPBUF is empty  <u>Transmit (I<sup>2</sup>C mode only)</u>            1 = Data Transmit in progress (does not include the ACK and STOP bits), SSPBUF is full            0 = Data Transmit complete (does not include the ACK and STOP bits), SSPBUF is empty</p>

**Legend:**

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared    x = Bit is unknown

# PIC16C717/770/771

## 9.2.2.3 SLAVE RECEPTION

When the  $R/\bar{W}$  bit of the address byte is clear ( $\text{SSPSR}\langle 0 \rangle = 0$ ) and an address match occurs, the  $R/W$  bit of the  $\text{SSPSTAT}$  register is cleared. The received address is loaded into the  $\text{SSPBUF}$  register on the falling edge of the eighth  $\text{SCL}$  pulse.

When the address byte overflow condition exists, then no Acknowledge ( $\bar{\text{ACK}}$ ) pulse is given. An overflow condition is defined as either bit  $\text{BF}$  ( $\text{SSPSTAT}\langle 0 \rangle$ ) or bit  $\text{SSPOV}$  ( $\text{SSPCON}\langle 6 \rangle$ ) is set.

An  $\text{MSSP}$  interrupt is generated for each data transfer byte. Flag bit  $\text{SSPIF}$  ( $\text{PIR1}\langle 3 \rangle$ ) must be cleared in software. The  $\text{SSPSTAT}$  register is used to determine the status of the received byte.


**Note:** The  $\text{SSPBUF}$  will be loaded if the  $\text{SSPOV}$  bit is set and the  $\text{BF}$  flag is cleared. If a read of the  $\text{SSPBUF}$  was performed, but the user did not clear the state of the  $\text{SSPOV}$  bit before the next receive occurred, the  $\bar{\text{ACK}}$  is not sent and the  $\text{SSPBUF}$  is updated.

**TABLE 9-2: DATA TRANSFER RECEIVED BYTE ACTIONS**

Status Bits as Data Transfer is Received		$\text{SSPSR} \rightarrow \text{SSPBUF}$	Generate $\bar{\text{ACK}}$ Pulse	Set bit $\text{SSPIF}$ ( $\text{SSP}$ Interrupt occurs if enabled)
$\text{BF}$	$\text{SSPOV}$			
0	0	Yes	Yes	Yes
1	0	No	No	Yes
1	1	No	No	Yes
0	1	Yes	No	Yes


**Note 1:** Shaded cells show the conditions where the user software did not properly clear the overflow condition.

**FIGURE 9-8: I<sup>2</sup>C SLAVE MODE WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)**





**FIGURE 9-9: I<sup>2</sup>C SLAVE MODE FOR RECEPTION (10-BIT ADDRESS)**



## 9.2.14 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge sequence enable bit, ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit ACKDT (SSPCON2<5>) is presented on the SDA pin. If the user wishes to generate an Acknowledge (ACK), then the ACKDT bit should be cleared. Otherwise, the user should set the ACKDT bit (NACK) before starting an Acknowledge sequence. The baud rate generator is then loaded from SSPADD<6:0> and counts for one rollover period (TBRG). The SCL pin is then de-asserted (pulled high). When the SCL pin is sampled high (clock


arbitration), the baud rate generator is reloaded and counts for another TBRG. At the completion of the TBRG period, the following events occur (see Figure 9-20):

- The SCL pin is pulled low.
- The ACKEN bit is automatically cleared.
- The baud rate generator is turned off.
- The MSSP module goes into IDLE mode.

### 9.2.14.1 WCOL STATUS FLAG

If the user writes the SSPBUF when an Acknowledge sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

**FIGURE 9-20: ACKNOWLEDGE SEQUENCE WAVEFORM**



# PIC16C717/770/771

## REGISTER 10-2: VOLTAGE REFERENCE CONTROL REGISTER (REFCON: 9BH)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
VRHEN	VRLEN	VRHOEN	VRLOEN	—	—	—	—
bit 7				bit 0			

- bit 7 **VRHEN:** Voltage Reference High Enable bit (VRH = 4.096V nominal)  
1 = Enabled, powers up reference generator  
0 = Disabled, powers down reference generator if unused by LVD, BOR, or VRL
- bit 6 **VRLEN:** Voltage Reference Low Enable bit (VRL = 2.048V nominal)  
1 = Enabled, powers up reference generator  
0 = Disabled, powers down reference generator if unused by LVD, BOR, or VRH
- bit 5 **VRHOEN:** High Voltage Reference Output Enable bit<sup>(1)</sup>  
1 = Enabled, VRH analog reference is output on RA3 if enabled (VRHEN = 1)  
0 = Disabled, analog reference is used internally only<sup>(1)</sup>
- bit 4 **VRLOEN:** Low Voltage Reference Output Enable bit  
1 = Enabled, VRL analog reference is output on RA2 if enabled (VRLEN = 1)  
0 = Disabled, analog reference is used internally only
- bit 3-0 **Unimplemented:** Read as '0'

**Note 1:** RA2 and RA3 must be configured as analog inputs when the VREF output functions are enabled (See ANSEL on page 25).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## 12.0 SPECIAL FEATURES OF THE CPU

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- Oscillator Selection
- RESET
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Low-voltage detection
- SLEEP
- Code protection
- ID locations
- In-circuit serial programming (ICSP)

These devices have a Watchdog Timer, which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up type RESETS only (POR, BOR), designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The INTRC and ER oscillator options save system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

Additional information on special features is available in the PIC Mid-Range MCU Family Reference Manual, (DS33023).

## 12.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space.

Some of the core features provided may not be necessary to each application that a device may be used for. The configuration word bits allow these features to be configured/enabled/disabled as necessary. These features include code protection, Brown-out Reset and its trip point, the Power-up Timer, the watchdog timer and the devices Oscillator mode. As can be seen in Register 12-1, some additional configuration word bits have been provided for Brown-out Reset trip point selection.

## 15.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings †

Ambient temperature under bias .....	-55 to +125°C
Storage temperature .....	-65°C to +150°C
Voltage on any pin with respect to VSS (except VDD, $\overline{\text{MCLR}}$ and RA4) .....	-0.3V to (VDD + 0.3V)
Voltage on VDD with respect to VSS .....	-0.3 to +7.5V
Maximum voltage between AVDD and VDD pins.....	± 0.3V
Maximum voltage between AVSS and VSS pins .....	± 0.3V
Voltage on $\overline{\text{MCLR}}$ with respect to VSS.....	-0.3V to +8.5V
Voltage on RA4 with respect to VSS.....	-0.3V to +10.5V
Total power dissipation ( <b>Note 1</b> ) .....	1.0W
Maximum current out of VSS pin .....	300 mA
Maximum current into VDD pin .....	250 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > VDD).....	± 20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > VDD) .....	± 20 mA
Maximum output current sunk by any I/O pin.....	25 mA
Maximum output current sourced by any I/O pin .....	25 mA
Maximum current sunk by PORTA and PORTB (combined).....	200 mA
Maximum current sourced by PORTA and PORTB (combined) .....	200 mA

**Note 1:** Power dissipation is calculated as follows:  $P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$ .

† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# PIC16C717/770/771

## 15.1 DC Characteristics: PIC16C717/770/771 (Commercial, Industrial, Extended) PIC16LC717/770/771 (Commercial, Industrial, Extended) (Continued)

Param. No.		Sym	Characteristic	Min	Typ†	Max	Units	Conditions
PIC16LC717/770/771			<b>Standard Operating Conditions (unless otherwise stated)</b> Operating temperature 0°C ≤ TA ≤ +70°C for commercial -40°C ≤ TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for extended					
PIC16C717/770/771			<b>Standard Operating Conditions (unless otherwise stated)</b> Operating temperature 0°C ≤ TA ≤ +70°C for commercial -40°C ≤ TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for extended					
D010D D010E		IDD	Supply Current <sup>(2)</sup>  PIC16LC7XX		1.0	2.0	mA	FOSC = 10 MHz, VDD = 3V, -40°C to 85°C FOSC = 10 MHz, VDD = 3V, -40°C to 125°C
D010G				0.36	1.0	mA	FOSC = 4 MHz, VDD = 2.5V, -40°C to 125°C	
D010K				11	45	μA	FOSC = 32 kHz, VDD = 2.5V, -40°C to 125°C	
D010 D010A				PIC16C7XX	4.0	7.5	mA	FOSC = 20 MHz, VDD = 5.5V, -40°C to 85°C FOSC = 20 MHz, VDD = 5.5V, -40°C to 125°C
D010B D010C		2.5	5.0		mA	FOSC = 20 MHz, VDD = 4V, -40°C to 85°C FOSC = 20 MHz, VDD = 4V, -40°C to 125°C		
D010F		0.55	1.5		mA	FOSC = 4 MHz, VDD = 4V, -40°C to 125°C		
D010H D010J		30	80		μA	FOSC = 32 kHz, VDD = 4V, -40°C to 85°C FOSC = 32 kHz, VDD = 4V, -40°C to 125°C		
		95						

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** This is the limit to which VDD can be lowered without losing RAM data.

**2:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

# PIC16C717/770/771

**TABLE 15-14: PIC16C717 AND PIC16LC717 A/D CONVERTER CHARACTERISTICS:**

Param. No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
A01	NR	Resolution	—	—	10 bits	bit	Min. resolution for A/D is 4.1 mV, VREF+ = AVDD = 4.096V, VREF- = AVSS = 0V, VREF- ≤ VAIN ≤ VREF+
A03	EIL	Integral error	—	—	±1	LSb	VREF+ = AVDD = 4.096V, VREF- = AVSS = 0V, VREF- ≤ VAIN ≤ VREF+
A04	EDL	Differential error	—	—	±1	LSb	No missing codes to 10 bits VREF+ = AVDD = 4.096V, VREF- = AVSS = 0V, VREF- ≤ VAIN ≤ VREF+
A06	EOFF	Offset error	—	—	±2	LSb	VREF+ = AVDD = 4.096V, VREF- = AVSS = 0V, VREF- ≤ VAIN ≤ VREF+
A07	EGN	Gain Error	—	—	±1	LSb	VREF+ = AVDD = 4.096V, VREF- = AVSS = 0V, VREF- ≤ VAIN ≤ VREF+
A10	—	Monotonicity	—	Note 3	—	—	AVSS ≤ VAIN ≤ VREF+
A20*	VREF	Reference voltage (VREF+ - VREF-)	4.096	—	VDD +0.3V	V	Absolute minimum electrical spec to ensure 10-bit accuracy.
A21*	VREF+	Reference V High (AVDD or VREF+)	VREF-	—	AVDD	V	Min. resolution for A/D is 4.1 mV
A22*	VREF-	Reference V Low (AVSS or VREF-)	AVSS	—	VREF+	V	Min. resolution for A/D is 4.1 mV
A25*	VAIN	Analog input voltage	VREFL	—	VREFH	V	
A30*	ZAIN	Recommended impedance of analog voltage source	—	—	2.5	kΩ	
A50*	IREF	VREF input current <b>(Note 2)</b>	—	—	10	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD see Section 11.0. During A/D conversion cycle.

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


**Note 1:** When A/D is off, it will not consume any current other than leakage current. The power-down current spec includes any such leakage from the A/D module.

**2:** VREF current is from External VREF+, or VREF-, or AVSS, or AVDD pin, whichever is selected as reference input.

**3:** The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

# PIC16C717/770/771

**FIGURE 15-17: PIC16C717 A/D CONVERSION TIMING (SLEEP MODE)**



**TABLE 15-16: PIC16C717 AND PIC16LC717 A/D CONVERSION REQUIREMENT (SLEEP MODE)**

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
130*(3)	TAD	A/D clock period	3.0	6.0	9.0	$\mu\text{s}$	ADCS<1:0> = 11 (A/D RC mode) At $V_{DD} = 3.0\text{V}$ At $V_{DD} = 5.0\text{V}$
			2.0	4.0	6.0	$\mu\text{s}$	
131*	TCNV	Conversion time (not including acquisition time) ( <b>Note 1</b> )	—	$11T_{AD}$	—	—	
132*	TACQ	Acquisition Time	( <b>Note 2</b> )	11.5	—	$\mu\text{s}$	The minimum time is the amplifier settling time. This may be used if the “new” input voltage has not changed by more than 1LSb (i.e., 1mV @ 4.096V) from the last sampled voltage (as stated on CHOLD).
			5*	—	—	$\mu\text{s}$	
134*	TGO	Q4 to A/D clock start	—	$T_{OSC}/2 + T_{CY}$	—	—	If the A/D RC clock source is selected, a time of $T_{CY}$ is added before the A/D clock starts. This allows the <code>SLEEP</code> instruction to be executed.

\* These parameters are characterized but not tested.

† Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** ADRES register may be read on the following  $T_{CY}$  cycle.


**Note 2:** See Section 11.6 for minimum conditions.

**Note 3:** These numbers multiplied by 8 if  $V_{RH}$  or  $V_{RL}$  is selected as A/D reference.



# PIC16C717/770/771

**FIGURE 15-21: SPI SLAVE MODE TIMING (CKE = 1)**



**TABLE 15-20: SPI SLAVE MODE REQUIREMENTS (CKE = 1)**

Param. No.	Symbol	Characteristic	Min	Typ†	Max	Units	Conditions
70*	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input	T <sub>CY</sub>	—	—	ns	
71*	TscH	SCK input high time (Slave mode)	Continuous	1.25T <sub>CY</sub> + 30	—	—	ns
71A*			Single Byte	40	—	—	ns
72*	TscL	SCK input low time (Slave mode)	Continuous	1.25T <sub>CY</sub> + 30	—	—	ns
72A*			Single Byte	40	—	—	ns
73A*	Tb2B	Last clock edge of Byte1 to the 1st clock edge of Byte2	1.5T <sub>CY</sub> + 40	—	—	ns	Note 1
74*	Tsch2diL, TscL2diL	Hold time of SDI data input to SCK edge	100	—	—	ns	
75*	TdoR	SDO data output rise time	PIC16CXXX	—	10	25	ns
			PIC16LCXXX	—	20	45	ns
76*	TdoF	SDO data output fall time	—	10	25	ns	
77*	TssH2doZ	$\overline{SS} \uparrow$ to SDO output hi-impedance	10	—	50	ns	
78*	TscR	SCK output rise time (Master mode)	PIC16CXXX	—	10	25	ns
			PIC16LCXXX	—	20	45	ns
79*	TscF	SCK output fall time (Master mode)	—	10	25	ns	
80*	Tsch2doV, TscL2doV	SDO data output valid after SCK edge	PIC16CXXX	—	—	50	ns
			PIC16LCXXX	—	—	100	ns
82*	TssL2doV	SDO data output valid after $\overline{SS} \downarrow$ edge	PIC16CXXX	—	—	50	ns
			PIC16LCXXX	—	—	100	ns
83*	Tsch2ssH, TscL2ssH	$\overline{SS} \uparrow$ after SCK edge	1.5T <sub>CY</sub> + 40	—	—	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Specification 73A is only required if specifications 71A and 72A are used.

# PIC16C717/770/771

FIGURE 16-6: TYPICAL  $I_{DD}$  VS.  $F_{osc}$  OVER  $V_{DD}$  (LP MODE)







FIGURE 16-7: MAXIMUM  $I_{DD}$  VS.  $F_{osc}$  OVER  $V_{DD}$  (EC MODE)



**FIGURE 16-16: TYPICAL  $I_{DD}$  VS.  $V_{DD}$  (INTRC 4 MHz MODE)**




**FIGURE 16-17: INTERNAL RC  $F_{osc}$  VS.  $V_{DD}$  OVER TEMPERATURE (4 MHz)**




# PIC16C717/770/771

**FIGURE 16-32: MINIMUM AND MAXIMUM  $V_{IH}/V_{IL}$  VS.  $V_{DD}$  (ST INPUT, -40°C TO +125°C)**



**FIGURE 16-33: TYPICAL, MINIMUM AND MAXIMUM WDT PERIOD VS.  $V_{DD}$  (-40°C TO +125°C)**



# PIC16C717/770/771

---

---

NOTES: